

CC2540T Extended Industrial Temperature *Bluetooth*[®] Smart Wireless MCU

1 Device Overview

1.1 Features

- True Single-Chip BLE Solution: CC2540T Can Run Both Application and BLE Protocol Stack, Includes Peripherals to Interface With Wide Range of Sensors, and so forth
- Operating Temperature up to 125°C
- 6-mm × 6-mm Package
- RF
 - *Bluetooth*[®] Low Energy Technology Compatible
 - Excellent Link Budget (up to 97 dB), Enabling Long-Range Applications Without External Front End
 - Accurate Digital Received Signal-Strength Indicator (RSSI)
 - Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations:
 - ETSI EN 300 328 and EN 300 440 Class 2 (Europe)
 - FCC CFR47 Part 15 (US)
 - ARIB STD-T66 (Japan)
- Layout
 - Few External Components
 - Reference Design Provided
 - 6-mm × 6-mm VQFN40 Package
- Low Power
 - Active Mode RX Down to 19.6 mA
 - Active Mode TX (–6 dBm): 24 mA
 - Power Mode 1 (3- μ s Wake Up): 235 μ A
 - Power Mode 2 (Sleep Timer On): 0.9 μ A
 - Power Mode 3 (External Interrupts): 0.4 μ A
 - Wide Supply Voltage Range (2 V–3.6 V)
 - Full RAM and Register Retention in All Power Modes
- **TPS62730** Compatible, Low Power in Active Mode
 - RX Down to 15.8 mA (3-V Supply)
 - TX (–6 dBm): 18.6 mA (3-V Supply)
- Microcontroller
 - High-Performance and Low-Power 8051 Microcontroller Core
 - 256KB of In-System-Programmable Flash
 - 8KB of SRAM
- Peripherals
 - 12-Bit ADC With Eight Channels and Configurable Resolution
 - Integrated Ultralow-Power Comparator
 - General-Purpose Timers (One 16-Bit, Two 8-Bit)
 - 21 General-Purpose I/O (GPIO) Pins (19 × 4 mA, 2 × 20 mA)
 - 32-kHz Sleep Timer With Capture
 - Two Powerful USARTs With Support for Several Serial Protocols
 - Full-Speed USB Interface
 - IR Generation Circuitry
 - Powerful Five-Channel DMA
 - AES Security Coprocessor
 - Battery Monitor and Temperature Sensor
 - Each CC2540T Contains a Unique 48-Bit IEEE Address
- *Bluetooth* v4.0 Compliant Protocol Stack for Single-Mode BLE Solution
 - Complete Power-Optimized Stack, Including Controller and Host
 - GAP: Central, Peripheral, Observer, or Broadcaster (Including Combination Roles)
 - ATT and GATT: Client and Server
 - SMP: AES-128 Encryption and Decryption
 - L2CAP
 - Sample Applications and Profiles
 - Generic Applications for GAP Central and Peripheral Roles
 - Proximity, Accelerometer, Simple Keys, and Battery GATT Services
 - Multiple Configuration Options
 - Single-Chip Configuration, Allowing Application to Run on CC2540T
 - Network Processor Interface for Applications Running on an External Microcontroller
 - BTool: Windows PC Application for Evaluation, Development, and Test
- Development Tools
 - CC2540T Mini Development Kit
 - SmartRF[™] Software
 - Supported by IAR Embedded Workbench[™] Software for 8051



1.2 Applications

- 2.4-GHz *Bluetooth* Low Energy Systems
- Lighting
- Motor Monitoring
- Proximity Sensing
- Cable Replacement
- Power Tools
- Maintenance
- Wireless HMI and Remote Display
- USB Dongles
- Smart Phone Connectivity

1.3 Description

The CC2540T device is a cost-effective, low-power, true wireless MCU for *Bluetooth* low energy applications. The CC2540T enables robust BLE master or slave nodes to be built with very low total bill-of-material costs, and it can operate up to 125°C. The CC2540T combines an excellent RF transceiver with an industry-standard enhanced 8051 MCU, in-system programmable flash memory, 8KB of RAM, and many other powerful supporting features and peripherals. The CC2540T is suitable for systems where very low power consumption is required. Very low-power sleep modes are available. Short transition times between operating modes further enable low power consumption.

Combined with the *Bluetooth* low energy protocol stack from Texas Instruments, the CC2540TF256 forms the market's most flexible and cost-effective single-mode *Bluetooth* low energy solution.

Table 1-1. Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CC2540TF256RHAR	VQFN (40)	6.00 mm × 6.00 mm
CC2540TF256RHAT	VQFN (40)	6.00 mm × 6.00 mm

(1) For more information, see [Section 8](#), *Mechanical Packaging and Orderable Information*.

1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the CC2540T device.




Figure 1-1. Functional Block Diagram

Table of Contents

1	Device Overview	1	4.20	SPI AC Characteristics	15
1.1	Features	1	4.21	Debug Interface AC Characteristics	16
1.2	Applications	2	4.22	Timer Inputs AC Characteristics	17
1.3	Description	2	4.23	DC Characteristics	17
1.4	Functional Block Diagram	3	4.24	Typical Characteristics	18
2	Revision History	4	4.25	Typical Current Savings	20
3	Terminal Configuration and Functions	5	5	Detailed Description	21
3.1	Pin Attributes	6	5.1	Overview	21
4	Specifications	7	5.2	Functional Block Diagram	21
4.1	Absolute Maximum Ratings	7	5.3	Block Descriptions	22
4.2	ESD Ratings	7	6	Applications, Implementation, and Layout	25
4.3	Recommended Operating Conditions	7	6.1	Application Information	25
4.4	Electrical Characteristics	8	6.2	Input/Output Matching	26
4.5	Thermal Resistance Characteristics for RHA Package	8	6.3	Crystal	26
4.6	General Characteristics	9	6.4	On-Chip 1.8-V Voltage Regulator Decoupling	26
4.7	RF Receive Section	9	6.5	Power-Supply Decoupling and Filtering	26
4.8	RF Transmit Section	10	6.6	Reference Design	27
4.9	Current Consumption With TPS62730	10	7	Device and Documentation Support	28
4.10	32-MHz Crystal Oscillator	11	7.1	Documentation Support	28
4.11	32.768-kHz Crystal Oscillator	11	7.2	Texas Instruments Low-Power RF Website	28
4.12	32-kHz RC Oscillator	11	7.3	Texas Instruments Low-Power RF Developer Network	28
4.13	16-MHz RC Oscillator	12	7.4	Low-Power RF eNewsletter	29
4.14	RSSI Characteristics	12	7.5	Trademarks	29
4.15	Frequency Synthesizer Characteristics	12	7.6	Electrostatic Discharge Caution	29
4.16	Analog Temperature Sensor	12	7.7	Export Control Notice	29
4.17	Comparator Characteristics	12	7.8	Glossary	29
4.18	ADC Characteristics	13	8	Mechanical Packaging and Orderable Information	29
4.19	Control Input AC Characteristics	14	8.1	Packaging Information	29


2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from July 2, 2015 to November 30, 2015	Page
• Changed several items in <i>Features</i>	1
• Changed from <i>Handling Ratings</i> table to <i>ESD Ratings</i> table	7
• Added MIN value for output power in the <i>RF Transmit Section</i> table	10
• Added <i>Bluetooth Low Energy Light Reference Design</i> to the document.	27

3 Terminal Configuration and Functions

The CC2540T pinout is shown in [Figure 3-1](#), and a short description of the pins follows in [Section 3.1](#).



P0076-05

NOTE: The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the chip.

**Figure 3-1. CC2540T
RHA Package (VQFN)
Top View**

3.1 Pin Attributes

Table 3-1. Pin Attributes

NAME	NO.	TYPE	DESCRIPTION
AVDD1	28	Power (analog)	2-V to 3.6-V analog power-supply connection
AVDD2	27	Power (analog)	2-V to 3.6-V analog power-supply connection
AVDD3	24	Power (analog)	2-V to 3.6-V analog power-supply connection
AVDD4	29	Power (analog)	2-V to 3.6-V analog power-supply connection
AVDD5	21	Power (analog)	2-V to 3.6-V analog power-supply connection
AVDD6	31	Power (analog)	2-V to 3.6-V analog power-supply connection
DCOUPPL	40	Power (digital)	1.8-V digital power-supply decoupling. Do not use for supplying external circuits.
DGND_USB	1	Ground pin	Connect to GND
DVDD_USB	4	Power (digital)	2-V to 3.6-V digital power-supply connection
DVDD1	39	Power (digital)	2-V to 3.6-V digital power-supply connection
DVDD2	10	Power (digital)	2-V to 3.6-V digital power-supply connection
GND	—	Ground	The ground pad must be connected to a solid ground plane.
P0_0	19	Digital I/O	Port 0.0
P0_1	18	Digital I/O	Port 0.1
P0_2	17	Digital I/O	Port 0.2
P0_3	16	Digital I/O	Port 0.3
P0_4	15	Digital I/O	Port 0.4
P0_5	14	Digital I/O	Port 0.5
P0_6	13	Digital I/O	Port 0.6
P0_7	12	Digital I/O	Port 0.7
P1_0	11	Digital I/O	Port 1.0: 20-mA drive capability
P1_1	9	Digital I/O	Port 1.1: 20-mA drive capability
P1_2	8	Digital I/O	Port 1.2
P1_3	7	Digital I/O	Port 1.3
P1_4	6	Digital I/O	Port 1.4
P1_5	5	Digital I/O	Port 1.5
P1_6	38	Digital I/O	Port 1.6
P1_7	37	Digital I/O	Port 1.7
P2_0	36	Digital I/O	Port 2.0
P2_1	35	Digital I/O	Port 2.1
P2_2	34	Digital I/O	Port 2.2
P2_3/ XOSC32K_Q2	33	Digital I/O, Analog I/O	Port 2.3/32.768 kHz XOSC
P2_4/ XOSC32K_Q1	32	Digital I/O, Analog I/O	Port 2.4/32.768 kHz XOSC
RBIAS	30	Analog I/O	External precision bias resistor for reference current
RESET_N	20	Digital input	Reset, active-low
RF_N	26	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RF_P	25	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
USB_N	3	Digital I/O	USB N
USB_P	2	Digital I/O	USB P
XOSC_Q1	22	Analog I/O	32-MHz crystal oscillator pin 1 or external-clock input
XOSC_Q2	23	Analog I/O	32-MHz crystal oscillator pin 2

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3	3.9	V
Voltage on any digital pin		-0.3	VDD + 0.3, ≤ 3.9	V
Input RF level			10	dBm
T _{stg}	Storage temperature	-40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to V_{SS}, unless otherwise noted.

4.2 ESD Ratings

			VALUE	UNIT
V _{ESD}	Electrostatic discharge (ESD) performance	Human Body Model (HBM), per ANSI/ESDA/JEDEC JS001 ⁽¹⁾	±2000	V
		Charged Device Model (CDM), per JESD22-C101 ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating ambient temperature range, T _A		-40	125	°C
Operating supply voltage		2	3.6	V

4.4 Electrical Characteristics

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{core}	Core current consumption	Power mode 1. Digital regulator on; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.768-kHz XOSC, POR, BOD and sleep timer active; RAM and register retention		235		μA
		Power mode 2. Digital regulator off; 16-MHz RCOSC and 32-MHz crystal oscillator off; 32.768-kHz XOSC, POR, and sleep timer active; RAM and register retention		0.9		
		Power mode 3. Digital regulator off; no clocks; POR active; RAM and register retention		0.4		
		Low MCU activity: 32-MHz XOSC running. No radio or peripherals. No flash access, no RAM access.		6.7		mA
I_{peri}	Peripheral current consumption ⁽¹⁾	Timer 1. Timer running, 32-MHz XOSC used		90		μA
		Timer 2. Timer running, 32-MHz XOSC used		90		
		Timer 3. Timer running, 32-MHz XOSC used		60		
		Timer 4. Timer running, 32-MHz XOSC used		70		
		Sleep timer, including 32.753-kHz RCOSC		0.6		
		ADC, when converting		1.2		mA

(1) Adds to core current I_{core} for each peripheral unit activated.

4.5 Thermal Resistance Characteristics for RHA Package

NAME	DESCRIPTION	$^\circ\text{C/W}^{(1) (2)}$	AIR FLOW (m/s) ⁽³⁾
$R\theta_{\text{JC}}$	Junction-to-case	16.1	0.00
$R\theta_{\text{JB}}$	Junction-to-board	5.5	0.00
$R\theta_{\text{JA}}$	Junction-to-free air	30.6	0.00
$R\theta_{\text{JMA}}$	Junction-to-moving air	0.2	0.00
Psi_{JT}	Junction-to-package top	5.4	0.00
Psi_{JB}	Junction-to-board	1.0	0.00

(1) $^\circ\text{C/W}$ = degrees Celsius per watt.

(2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [$R\theta_{\text{JC}}$] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

Power dissipation of 2 W and an ambient temperature of 70°C is assumed.

(3) m/s = meters per second.

4.6 General Characteristics

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
WAKE-UP AND TIMING					
Power mode 1 → Active	Digital regulator on, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of 16-MHz RCOSC		4		μs
Power mode 2 or 3 → Active	Digital regulator off, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of regulator and 16-MHz RCOSC		120		μs
Active → TX or RX	Crystal ESR = 16 Ω. Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF		410		μs
	With 32-MHz XOSC initially on		160		μs
RX/TX turnaround			150		μs
RADIO PART					
RF frequency range	Programmable in 2-MHz steps	2402		2480	MHz
Data rate and modulation format	1 Mbps, GFSK, 250-kHz deviation				

4.7 RF Receive Section

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$, $f_c = 2440\text{ MHz}$ 1 Mbps, GFSK, 250-kHz deviation, *Bluetooth* low energy mode, and 0.1% BER⁽¹⁾.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity ⁽²⁾	High-gain mode		-93		dBm
Receiver sensitivity ⁽²⁾	Standard mode		-87		dBm
Saturation ⁽³⁾			6		dBm
Co-channel rejection ⁽³⁾			-5		dB
Adjacent-channel rejection ⁽³⁾	±1 MHz		-5		dB
Alternate-channel rejection ⁽³⁾	±2 MHz		30		dB
Blocking ⁽³⁾			-30		dBm
Frequency error tolerance ⁽⁴⁾	Including both initial tolerance and drift	-250		250	kHz
Symbol rate error tolerance ⁽⁵⁾		-80		80	ppm
Spurious emission. Only largest spurious emission stated within each band.	Conducted measurement with a 50-Ω single-ended load. Complies with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66		-75		dBm
Current consumption	RX mode, standard mode, no peripherals active, low MCU activity, MCU at 250 kHz		19.6		mA
	RX mode, high-gain mode, no peripherals active, low MCU activity, MCU at 250 kHz		22.1		
	RX mode, high-gain mode, no peripherals active, low MCU activity, MCU at 250 kHz; $T_A = -40^\circ\text{C}$ to 125°C , $V_{DD} = 2\text{ V}$ to 3.6 V , and $f_c = 2402\text{ MHz}$ to 2480 MHz			30.5	

(1) 0.1% BER maps to 30.8% PER

(2) The receiver sensitivity setting is programmable using a TI BLE stack vendor-specific API command. The default value is standard mode.

(3) Results based on standard gain mode

(4) Difference between center frequency of the received RF signal and local oscillator frequency

(5) Difference between incoming symbol rate and the internally generated symbol rate

4.8 RF Transmit Section

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$ and $f_c = 2440\text{ MHz}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output power	Delivered to a single-ended 50- Ω load through a balun using maximum recommended output power setting	1	4		dBm
	Delivered to a single-ended 50- Ω load through a balun using minimum recommended output power setting		-23		
Programmable output power range	Delivered to a single-ended 50 Ω load through a balun		27		dB
Spurious emissions	Conducted measurement with a 50- Ω single-ended load. Complies with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66 ⁽¹⁾		-41		dBm
Current consumption	TX mode, -23-dBm output power, no peripherals active, low MCU activity, MCU at 250 kHz		21.1		mA
	TX mode, -6-dBm output power, no peripherals active, low MCU activity, MCU at 250 kHz		23.8		
	TX mode, 0-dBm output power, no peripherals active, low MCU activity, MCU at 250 kHz		27		
	TX mode, 4-dBm output power, no peripherals active, low MCU activity, MCU at 250 kHz		31.6		
	TX mode, 4-dBm output power, no peripherals active, low MCU activity, MCU at 250 kHz; $T_A = -40^\circ\text{C}$ to 125°C , $V_{DD} = 2\text{ V}$ to 3.6 V , and $f_c = 2402\text{ MHz}$ to 2480 MHz			39.6	
Optimum load impedance	Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna		70 + j30		Ω

(1) Designs with antenna connectors that require conducted ETSI compliance at 64 MHz should insert an LC resonator in front of the antenna connector. Use a 1.6-nH inductor in parallel with a 1.8-pF capacitor. Connect both from the signal trace to a good RF ground.

4.9 Current Consumption With TPS62730

Measured on the TI CC2540TPS62730 EM reference design with $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$, and $f_c = 2440\text{ MHz}$.

1 Mbps, GFSK, 250-kHz deviation, *Bluetooth* low energy mode, 1% BER⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current consumption	RX mode, standard mode, no peripherals active, low MCU activity, MCU at 1 MHz		15.8		mA
	RX mode, high-gain mode, no peripherals active, low MCU activity, MCU at 1 MHz		17.8		
	TX mode, -23-dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		16.5		
	TX mode, -6-dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		18.6		
	TX mode, 0-dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		21		
	TX mode, 4-dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		24.6		

(1) 0.1% BER maps to 30.8% PER

4.10 32-MHz Crystal Oscillator

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Crystal frequency			32		MHz
Crystal frequency accuracy requirement ⁽¹⁾		-40		40	ppm
ESR Equivalent series resistance		6		60	Ω
C_0 Crystal shunt capacitance		1		7	pF
C_L Crystal load capacitance		10		16	pF
Start-up time			0.25		ms
Power-down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load.	3			ms

(1) Including aging and temperature dependency, as specified by [1]

4.11 32.768-kHz Crystal Oscillator

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Crystal frequency			32.768		kHz
Crystal frequency accuracy requirement ⁽¹⁾		-40		40	ppm
ESR Equivalent series resistance			40	130	k Ω
C_0 Crystal shunt capacitance			0.9	2	pF
C_L Crystal load capacitance			12	16	pF
Start-up time			0.4		s

(1) Including aging and temperature dependency, as specified by [1]

4.12 32-kHz RC Oscillator

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Calibrated frequency ⁽¹⁾			32.753		kHz
Frequency accuracy after calibration			$\pm 0.2\%$		
Temperature coefficient ⁽²⁾			0.4		$\%/^\circ\text{C}$
Supply-voltage coefficient ⁽³⁾			3		$\%/V$
Calibration time ⁽⁴⁾			2		ms

(1) The calibrated 32-kHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 977.

(2) Frequency drift when temperature changes after calibration

(3) Frequency drift when supply voltage changes after calibration

(4) When the 32-kHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEP_CMD.OSC32K_CALDIS is set to 0.

4.13 16-MHz RC Oscillator

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency ⁽¹⁾			16		MHz
Uncalibrated frequency accuracy			±18%		
Calibrated frequency accuracy			±0.6%		
Start-up time			10		µs
Initial calibration time ⁽²⁾			50		µs

(1) The calibrated 16-MHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 2.

(2) When the 16-MHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEP_CMD.OSC_PD is set to 0.

4.14 RSSI Characteristics

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Useful RSSI range ⁽¹⁾	High-gain mode		–99 to –44		dBm
	Standard mode		–90 to –35		
Absolute uncalibrated RSSI accuracy ⁽¹⁾	High-gain mode		±4		dB
Step size (LSB value)			1		dB

(1) Assuming CC2540 EM reference design. Other RF designs give an offset from the reported value.

4.15 Frequency Synthesizer Characteristics

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$ and $f_c = 2440\text{ MHz}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Phase noise, unmodulated carrier	At ±1-MHz offset from carrier		–109		dBc/Hz
	At ±3-MHz offset from carrier		–112		
	At ±5-MHz offset from carrier		–119		

4.16 Analog Temperature Sensor

Measured on the TI CC2540 EM reference design with $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Output	Measured using integrated ADC, internal band-gap voltage reference, and maximum resolution		1480		12-bit	
Temperature coefficient			4.5		/ 1°C	
Voltage coefficient				1		/ 0.1 V
Initial accuracy without calibration				±10		°C
Accuracy using 1-point calibration				±5		°C
Current consumption when enabled				0.5		mA

4.17 Comparator Characteristics

$T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$. All measurement results are obtained using the CC2540T reference designs, post-calibration.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common-mode maximum voltage			VDD		V
Common-mode minimum voltage			–0.3		
Input offset voltage			1		mV
Offset versus temperature			16		µV/°C
Offset versus operating voltage			4		mV/V
Supply current			230		nA
Hysteresis			0.15		mV

4.18 ADC Characteristics

 $T_A = 25^\circ\text{C}$ and $V_{DD} = 3\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage	VDD is voltage on AVDD5 pin	0		VDD	V
	External reference voltage	VDD is voltage on AVDD5 pin	0		VDD	V
	External reference voltage differential	VDD is voltage on AVDD5 pin	0		VDD	V
	Input resistance, signal	Simulated using 4-MHz clock speed		197		k Ω
	Full-scale signal ⁽¹⁾	Peak-to-peak, defines 0 dBFS		2.97		V
ENOB ⁽¹⁾	Effective number of bits	Single-ended input, 7-bit setting		5.7		bits
		Single-ended input, 9-bit setting		7.5		
		Single-ended input, 10-bit setting		9.3		
		Single-ended input, 12-bit setting		10.3		
		Differential input, 7-bit setting		6.5		
		Differential input, 9-bit setting		8.3		
		Differential input, 10-bit setting		10		
		Differential input, 12-bit setting		11.5		
		10-bit setting, clocked by RCOSC		9.7		
		12-bit setting, clocked by RCOSC		10.9		
	Useful power bandwidth	7-bit setting, both single and differential		0–20		kHz
THD	Total harmonic distortion	Single ended input, 12-bit setting, –6 dBFS ⁽¹⁾		–75.2		dB
		Differential input, 12-bit setting, –6 dBFS ⁽¹⁾		–86.6		
	Signal to nonharmonic ratio	Single-ended input, 12-bit setting ⁽¹⁾		70.2		dB
		Differential input, 12-bit setting ⁽¹⁾		79.3		
		Single-ended input, 12-bit setting, –6 dBFS ⁽¹⁾		78.8		
		Differential input, 12-bit setting, –6 dBFS ⁽¹⁾		88.9		
CMRR	Common-mode rejection ratio	Differential input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution		>84		dB
	Crosstalk	Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution		>84		dB
	Offset	Midscale		–3		mV
	Gain error			0.68%		
DNL	Differential nonlinearity	12-bit setting, mean ⁽¹⁾		0.05		LSB
		12-bit setting, maximum ⁽¹⁾		0.9		
INL	Integral nonlinearity	12-bit setting, mean ⁽¹⁾		4.6		LSB
		12-bit setting, maximum ⁽¹⁾		13.3		
		12-bit setting, mean, clocked by RCOSC		10		
		12-bit setting, max, clocked by RCOSC		29		
SINAD (–THD+N)	Signal-to-noise-and-distortion	Single ended input, 7-bit setting ⁽¹⁾		35.4		dB
		Single ended input, 9-bit setting ⁽¹⁾		46.8		
		Single ended input, 10-bit setting ⁽¹⁾		57.5		
		Single ended input, 12-bit setting ⁽¹⁾		66.6		
		Differential input, 7-bit setting ⁽¹⁾		40.7		
		Differential input, 9-bit setting ⁽¹⁾		51.6		
		Differential input, 10-bit setting ⁽¹⁾		61.8		
		Differential input, 12-bit setting ⁽¹⁾		70.8		

(1) Measured with 300-Hz sine-wave input and VDD as reference.

ADC Characteristics (continued)


T_A = 25°C and V_{DD} = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Conversion time	7-bit setting		20		μs
	9-bit setting		36		
	10-bit setting		68		
	12-bit setting		132		
Power consumption			1.2		mA
Internal reference VDD coefficient			4		mV/V
Internal reference temperature coefficient			0.4		mV/10°C
Internal reference voltage			1.24		V

4.19 Control Input AC Characteristics

T_A = -40°C to 125°C, V_{DD} = 2 V to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System clock, f _{SYSCLK} t _{SYSCLK} = 1 / f _{SYSCLK}	The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used.	16		32	MHz
RESET_N low duration	See item 1 in Figure 4-1. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized but do not lead to complete reset of all modules within the chip.	1			μs
Interrupt pulse duration	See item 2 in Figure 4-1. This is the shortest pulse that is recognized as an interrupt request.	20			ns



T0299-01

Figure 4-1. Control Input AC Characteristics

4.20 SPI AC Characteristics

$T_A = -40^{\circ}\text{C}$ to 125°C , $V_{DD} = 2\text{ V}$ to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_1 SCK period	Master, RX and TX	250			ns
	Slave, RX and TX	250			
SCK duty cycle	Master		50%		
t_2 SSN low to SCK	Master	63			ns
	Slave	63			
t_3 SCK to SSN high	Master	63			ns
	Slave	63			
t_4 MOSI early out	Master, load = 10 pF			7	ns
t_5 MOSI late out	Master, load = 10 pF			10	ns
t_6 MISO setup	Master	90			ns
t_7 MISO hold	Master	10			ns
SCK duty cycle	Slave		50%		ns
t_{10} MOSI setup	Slave	35			ns
t_{11} MOSI hold	Slave	10			ns
t_9 MISO late out	Slave, load = 10 pF			95	ns
Operating frequency	Master, TX only			8	MHz
	Master, RX and TX			4	
	Slave, RX only			8	
	Slave, RX and TX			4	




Figure 4-2. SPI Master AC Characteristics





Figure 4-3. SPI Slave AC Characteristics

4.21 Debug Interface AC Characteristics


$T_A = -40^{\circ}\text{C}$ to 125°C , $V_{DD} = 2\text{ V}$ to 3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{clk_dbg}}$	Debug clock frequency (see Figure 4-4)				12	MHz
t_1	Allowed high pulse on clock (see Figure 4-4)		35			ns
t_2	Allowed low pulse on clock (see Figure 4-4)		35			ns
t_3	EXT_RESET_N low to first falling edge on debug clock (see Figure 4-6)		167			ns
t_4	Falling edge on clock to EXT_RESET_N high (see Figure 4-6)		83			ns
t_5	EXT_RESET_N high to first debug command (see Figure 4-6)		83			ns
t_6	Debug data setup (see Figure 4-5)		2			ns
t_7	Debug data hold (see Figure 4-5)		4			ns
t_8	Clock-to-data delay (see Figure 4-5)	Load = 10 pF			30	ns




T0436-01

Figure 4-4. Debug Clock–Basic Timing



T0437-01

Figure 4-5. Debug Enable Timing



T0438-02

Figure 4-6. Data Setup and Hold Timing

4.22 Timer Inputs AC Characteristics

$T_A = -40^\circ\text{C}$ to 125°C , $V_{DD} = 2\text{ V}$ to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input capture pulse duration	Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz).	1.5			t_{SYSCLK}

4.23 DC Characteristics

$T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic-0 input voltage				0.5	V
Logic-1 input voltage		2.5			V
Logic-0 input current	Input equals 0 V	-50		50	nA
Logic-1 input current	Input equals VDD	-50		50	nA
I/O-pin pullup and pulldown resistors			20		k Ω
Logic-0 output voltage, 4-mA pins	Output load 4 mA			0.5	V
Logic-1 output voltage, 4-mA pins	Output load 4 mA	2.4			V

4.24 Typical Characteristics




Figure 4-7. RX Current in Wait for Sync vs Temperature




Figure 4-8. TX Current vs Temperature




Figure 4-9. RX Sensitivity vs Temperature




Figure 4-10. TX Power vs Temperature




Figure 4-11. RX Current in Wait for Sync vs Supply Voltage




Figure 4-12. TX Current vs Supply Voltage

Typical Characteristics (continued)




Figure 4-13. RX Sensitivity vs Supply Voltage




Figure 4-14. TX Power vs Supply Voltage




Figure 4-15. RX Sensitivity vs Frequency




Figure 4-16. RX Interferer Rejection (Selectivity) vs Interferer Frequency





Figure 4-17. TX Power vs Frequency

Table 4-1. Output Power and Current Consumption⁽¹⁾⁽²⁾

TYPICAL OUTPUT POWER (dBm)	TYPICAL CURRENT CONSUMPTION (mA)	TYPICAL CURRENT CONSUMPTION WITH TPS62730 (mA)
4	32	24.6
0	27	21
-6	24	18.5
-23	21	16.5

- (1) Measured on Texas Instruments CC2540 EM reference design with $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$ and $f_c = 2440\text{ MHz}$. See [SWRU191](#) for recommended register settings.
- (2) Measured on Texas Instruments CC2540TPS62730 EM reference design with $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$ and $f_c = 2440\text{ MHz}$. See [SWRU191](#) for recommended register settings.

4.25 Typical Current Savings



See the application note ([SWRA365](#)) for information regarding the CC2540T and TPS62730 como board and the current savings that can be achieved using the como board.

5 Detailed Description

5.1 Overview

The modules of the CC2540T device can be roughly divided into one of three categories:

- CPU-related modules
- Modules related to power, test, and clock distribution
- Radio-related modules

A short description of each module is given in the following subsections.

5.2 Functional Block Diagram

A block diagram of the CC2540T is shown in [Figure 5-1](#).




Figure 5-1. CC2540T Block Diagram

5.3 Block Descriptions

5.3.1 CPU and Memory

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 18-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, with XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in [Figure 5-1](#) as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The **8-KB SRAM** maps to the DATA memory space and to parts of the XDATA memory spaces. The SRAM is an ultralow-power SRAM that retains its contents even when the digital part is powered off (power modes 2 and 3).

The **256-KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

5.3.2 Peripherals

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See the User's Guide ([SWRU191](#)) for details on the flash controller.

A versatile five-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USARTs, timers, ADC interface, and so forth) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

Each CC2540T contains a unique 48-bit IEEE address that can be used as the public device address for a *Bluetooth* device. Designers are free to use this address, or provide their own, as described in the *Bluetooth* specification.

The **interrupt controller** services a total of 18 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. I/O and sleep timer interrupt requests are serviced even if the device is in a sleep mode (power modes 1 and 2) by bringing the CC2540T back to the active mode.

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to erase or program the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform in-circuit debugging and external flash programming elegantly.

The **I/O controller** is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between two different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that can either use an external 32.768-kHz crystal oscillator or an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes except power mode 3. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power modes 1 or 2.

A built-in **watchdog timer** allows the CC2540T to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.

Timer 1 is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value. Each of the counter and capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

Timer 2 is a 40-bit timer used by the *Bluetooth* low energy stack. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received or transmitted, or it is used to record the exact time at which transmission ends. There are two 16-bit timer-compare registers and two 24-bit overflow-compare registers that can be used to give exact timing for the start of RX or TX to the radio or general interrupts.

Timer 3 and timer 4 are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.

USART 0 and USART 1 are each configurable as either an SPI master or slave, or as a UART. They provide double buffering on both RX and TX and hardware flow control and are thus well suited to high-throughput full-duplex applications. Each USART has its own high-precision baud-rate generator, which leaves the ordinary timers free for other uses. When configured as SPI slaves, the USARTs sample the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The **AES encryption/decryption core** allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.

The **ADC** supports 7 to 12 bits of resolution with a corresponding range of bandwidths from 30-kHz to 4-kHz, respectively. DC and audio conversions with up to eight input channels (I/O controller pins) are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a single-ended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a sequence of channels.

The ultralow-power **analog comparator** enables applications to wake up from PM2 or PM3 based on an analog signal. Both inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is connected to the I/O controller interrupt detector and can be treated by the MCU as a regular I/O pin interrupt.


6 Applications, Implementation, and Layout

NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

Few external components are required for the operation of the CC2540T. A typical application circuit is shown in Figure 6-1.



(1) 32-kHz crystal is mandatory when running the chip in low-power modes, except if the link layer is in the standby state (Vol. 6 Part B Section 1.1, see [1]).

NOTE: Different antenna alternatives will be provided as reference designs.

Figure 6-1. CC2540T Application Circuit

S0383-03

Table 6-1. Overview of External Components (Excluding Supply Decoupling Capacitors)

COMPONENT	DESCRIPTION	VALUE
C221	32-MHz XTAL loading capacitor	12 pF
C231	32-MHz XTAL loading capacitor	12 pF
C251	Part of the RF matching network	18 pF
C252	Part of the RF matching network	1 pF
C253	Part of the RF matching network	1 pF
C261	Part of the RF matching network	18 pF
C262	Part of the RF matching network	1 pF
C321	32-kHz XTAL loading capacitor	15 pF
C331	32-kHz XTAL loading capacitor	15 pF
C401	Decoupling capacitor for the internal digital regulator	1 μF
L251	Part of the RF matching network	2 nH
L252	Part of the RF matching network	1 nH
L253	Part of the RF matching network	3 nH
L261	Part of the RF matching network	2 nH
R301	Resistor used for internal biasing	56 kΩ

6.2 Input/Output Matching

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. The recommended balun shown consists of C262, L261, C252, and L252.

6.3 Crystal

An external 32-MHz crystal, XTAL1, with two loading capacitors (C221 and C231) is used for the 32-MHz crystal oscillator. See [Section 4.10](#) for details. The load capacitance seen by the 32-MHz crystal is given by [Equation 1](#):

$$C_L = \frac{1}{\frac{1}{C_{221}} + \frac{1}{C_{231}}} + C_{\text{parasitic}} \quad (1)$$

XTAL2 is an optional 32.768-kHz crystal, with two loading capacitors (C321 and C331) used for the 32.768-kHz crystal oscillator. The 32.768-kHz crystal oscillator is used in applications where both very low sleep-current consumption and accurate wake-up times are needed. The load capacitance seen by the 32.768-kHz crystal is given by [Equation 2](#):

$$C_L = \frac{1}{\frac{1}{C_{321}} + \frac{1}{C_{331}}} + C_{\text{parasitic}} \quad (2)$$

A series resistor may be used to comply with the ESR requirement.

6.4 On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C401) for stable operation.

6.5 Power-Supply Decoupling and Filtering

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely (see [Section 6.6](#)).

6.6 Reference Design

[Bluetooth Low Energy Light Reference Design](#)

This reference design is an example of using the SimpleLink™ *Bluetooth* low energy CC2540T high temperature range, wireless microcontroller in lighting applications. The board includes RGBW LEDs controlled by the CC2540T and is USB powered. The board can be controlled out-of-the-box by the TI BLE Multitool smart phone app.

7 Device and Documentation Support

7.1 Documentation Support

7.1.1 Related Documentation

The following documents describe the CC2540T processor. Copies of these documents are available on the Internet at www.ti.com.

[1] *Bluetooth*® Core Technical Specification, Core Version 4.0

SWRU191 CC253x System-on-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee® Applications, CC2540/41 System-on-Chip Solution for 2.4-GHz *Bluetooth* Low Energy Applications

SWRA365 Current Savings in CC254x Using the TPS62730

7.1.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki *Texas Instruments Embedded Processors Wiki*. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.2 Texas Instruments Low-Power RF Website

- Forums, videos, and blogs
- RF design help
- E2E interaction

Join us today at www.ti.com/lprf-forum.

7.3 Texas Instruments Low-Power RF Developer Network

Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:

- RF circuit, low-power RF, and ZigBee® design services
- Low-power RF and ZigBee module solutions and development tools
- RF certification services and RF circuit manufacturing

Need help with modules, engineering services, or development tools?

Search the Low-Power RF Developer Network tool to find a suitable partner.

www.ti.com/lprfnetwork

7.4 Low-Power RF eNewsletter

The Low-Power RF eNewsletter keeps the user up-to-date on new products, news releases, developers' news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up today on

www.ti.com/lprfnewsletter

7.5 Trademarks

SmartRF, SimpleLink, E2E are trademarks of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

IAR Embedded Workbench is a trademark of IAR Systems AB.

ZigBee is a registered trademark of ZigBee Alliance, Inc.

All other trademarks are the property of their respective owners.

7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

7.8 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical Packaging and Orderable Information

8.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC2540TF256RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 125	CC2540T F256	Samples
CC2540TF256RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 125	CC2540T F256	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



Bottom View

4204276/E 06/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Package complies to JEDEC MO-220 variation VJJD-2.

THERMAL PAD MECHANICAL DATA

RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206355-4/X 08/14

NOTES: A. All linear dimensions are in millimeters

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated