

ARM Cortex® -M0
32-bit Microcontroller**NuMicro® Family**
NM1240 Series
Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

1 GENERAL DESCRIPTION

The NuMicro® NM1240 series 32-bit microcontrollers are embedded with ARM® Cortex®-M0 core for industrial applications which need high performance, high integration, and low cost. The Cortex®-M0 is the newest ARM® embedded processor with 32-bit performance at a cost equivalent to the traditional 8-bit microcontroller.

The NM1240 series can run up to 48(60) MHz and operate at 2.2V(3.3V) ~ 5.5V, -40°C ~ 105°C, and thus can support a variety of industrial control applications which need high CPU performance. The NM1240 offers 64 Kbytes embedded program Flash, size configurable Data Flash (shared with program flash), 7.5 Kbytes Flash for the ISP, 1.5 Kbytes SPROM for security, and 8Kbytes SRAM.

Many system level peripheral functions, such as I/O Port, Timer, UART, SPI, I²C, PWM, ADC, OP, Watchdog Timer, Analog Comparator and Brown-out Detector, have been incorporated into the NM1240 to reduce component count, board space and system cost. These useful functions make the NM1240 powerful for a wide range of applications.

Additionally, the NM1240 series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

2 FEATURES

- Core
 - ARM® Cortex®-M0 core running up to 48/60 MHz by internal RC oscillator
 - One 24-bit system timer
 - Supports low power Idle mode
 - A single-cycle 32-bit hardware multiplier
 - NVIC for the 32 interrupt inputs, each with 4-level of priority
 - Supports Serial Wire Debug (SWD) interface and two watch points/four breakpoints
- Built-in LDO for wide operating voltage ranged: 2.2 V to 5.5 V
- Memory
 - 64 Kbytes Flash memory for program memory (APROM)
 - Configurable Flash memory for data memory (Data Flash)
 - 7.5 KB Flash memory for loader (LDRROM)
 - Three 0.5 KB Flash memory for security protection (SPROM0, 1, 2)
 - 8 KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
 - Programmable system clock source
 - ◆ Switch clock sources on-the-fly
 - Up to 24 MHz External Clock input (EXT_CLK)
 - 48(60) MHz internal oscillator (HIRC) (1% accuracy at 25°C, 5V)
 - 10 kHz internal low-power oscillator (LIRC) for Watchdog Timer and idle wake-up
- I/O Port
 - Up to 44 general-purpose I/O (GPIO) pads and 1 Reset pad
 - Four I/O modes:
 - ◆ Quasi-bidirectional input/output
 - ◆ Push-Pull output
 - ◆ Open-Drain output
 - ◆ Input only with high impedance
 - Optional TTL/Schmitt trigger input
 - I/O pin can be configured as interrupt source with edge/level setting
 - Supports high driver and high sink I/O mode
 - GPIO built-in Pull-up/Pull-low resistor for selection.
- Timer
 - Provides three channel 32-bit Timers; one 8-bit pre-scalar counter with 24-bit up-timer for each timer
 - Independent clock source for each timer

- Provides One-shot, Periodic, Toggle and Continuous operation modes
- 24-bit up counter value is readable through TDR (Timer Data Register)
- Provides trigger counting/free counting/counter reset function triggered by external capture pin or internal comparator signal
- Supports event counter function
- Supports Toggle Output mode
- Supports wake-up from Idle or Power-down mode
- Continuous Capture
- Timer0, Timer1, Timer2 and SysTick provided with continuous capture function to capture at most 4 edges continuously on one signal
- ECAP (Enhanced Input Capture)
 - One units of 24-bit input capture counter
 - Capture source:
 - ◆ I/O inputs: ECAP ports(ECAP0, ECAP1 and ECAP2)
 - ◆ ACMP Trigger
- GDMA (General Direct Memory Access)
 - Two channels
 - Memory to/from memory or APB device
 - Memory to/from USCI TX/RX buffer which supports the hardware trigger
 - Supports “4-data burst” mode to boost performance
- WDT (Watchdog Timer)
 - Programmable clock source and time-out period
 - Supports wake-up function in Power-down mode and Idle mode
 - Interrupt or reset selectable on watchdog time-out
- EPWM
 - Supports a built-in 16-bit PWM clock generators, providing SIX PWM outputs or three complementary paired PWM outputs
 - Shared same as clock source, clock divider, period and dead-zone generator
 - Supports group/independent/complementary modes
 - Supports One-shot or Auto-reload mode
 - Supports Edge-aligned and Center-aligned type
 - Supports Asymmetric mode
 - Programmable dead-zone insertion between complementary channels
 - Each output has independent polarity setting control
 - Hardware fault brake and software brake protections
 - Support three of hardware Brake pin
 - Supports rising, falling, central, period, and fault break interrupts

- Supports duty/period trigger A/D conversion
- Timer comparing matching event trigger PWM to do phase change
- Supports comparator event trigger PWM to force PWM output low for current period
- Provides interrupt accumulation function
- BPWM
 - One 16-bit PWM generator which supports one 8-bit pre-scalar, one clock divider, two PWM timers (down counter) and one dead-zone generator
 - Two independent outputs or one complementary paired outputs.
 - PWM Interrupt request synchronized with PWM period
 - Edge-aligned type or Center-aligned type option
 - Synchronous mode for BPWM and EPWM
- USCI (Universal Serial Control Interface Controller)
 - ◆ Two USCI devices
 - ◆ USCI1 Supports to be configured as UART, SPI or I²C individually
 - ◆ USCI2 Supports to be configured as UART and I²C individually
 - ◆ Supports programmable baud-rate generator
 - ◆ Supports GDMA transfer
- ADC (Analog-to-Digital Converter)
 - 12-bit ADC with 800ns conversion time
 - Supports 2 S/H (sample/hold)
 - Up to 16-ch single-end input from I/O and one internal input from band-gap.
 - Each input channel has own data register
 - Conversion started either by software trigger, PWM trigger, ACMP trigger or external pin trigger
 - Supports temperature sensor for measurement chip temperature
 - Supports Simultaneous and Sequential continuous conversion.
- OP Amplifier
 - Rail-to-rail OPA x 1
 - Slew rate 6 V/us at least
 - Supports OP1 output as input of ADC and ACMP
- DAC
 - Built-in two 12-bit DAC,
 - Be the reference voltage for ACMP, ADC or output to pins.
- Analog Comparator
 - One analog comparators with 4 reference voltage source
 - Built-in 12-bit DAC0 and DAC1 for comparator reference voltage

- Band-gap voltage
 - External voltage from port pin
- Supports Hysteresis function 0/20/90/150mV at $V_{DD} = 5V$
- Interrupt when compared result changed
- Hardware Divider
 - Signed (two's complement) integer calculation
 - 32-bit dividend with 16-bit divisor calculation capacity
 - 32-bit quotient and 32-bit remainder outputs (16-bit remainder with sign extends to 32-bit)
 - Divided by zero warning flag
 - 6 HCLK clocks taken for one cycle calculation
 - Waiting for calculation ready automatically when reading quotient and remainder
 - Support 3 group of independent dividend, divisor, quotient and remainder registers for three times of calculation capacity
- ISP (In-System Programming) and ICP (In-Circuit Programming)
- BOD (Brown-out Detector)
 - 8 programmable threshold levels: 4.3V/4.0V/3.7V/3.0V/2.7V/2.4V/2.2V/2.0V
 - Supports Brown-out interrupt and reset option
- 96-bit unique ID
- LVR (Low Voltage Reset)
- Operating Temperature: $-40^{\circ}C \sim 105^{\circ}C$
- Reliability: EFT $> \pm 4KV$, ESD HBM pass 8KV
- Packages:
 - 48-pin LQFP(7x7mm), 48-pin QFN(7x7mm), 32-pin QFN(4x4mm)
 - Package is Halogen-free, RoHS-compliant and TSCA-compliant.

3 ABBREVIATIONS

3.1 Abbreviations

Acronym	Description
ACMP	Analog Comparator Controller
ADC	Analog-to-Digital Converter
AHB	Advanced High-Performance Bus
APB	Advanced Peripheral Bus
BOD	Brown-out Detection
DAC	Digital -to-Analog Converter
DAP	Debug Access Port
EPWM	Enhanced Pulse Width Modulation
FIFO	First In, First Out
FMC	Flash Memory Controller
GPIO	General-Purpose Input/Output
HCLK	The Clock of Advanced High-Performance Bus
HIRC	48 MHz Internal High Speed RC Oscillator
EXT_CLK	External Clock Input
ICP	In Circuit Programming
ISP	In System Programming
ISR	Interrupt Service Routine
LDO	Low Dropout Regulator
LIRC	10 kHz internal low speed RC oscillator (LIRC)
NVIC	Nested Vectored Interrupt Controller
PCLK	The Clock of Advanced Peripheral Bus
PWM	Pulse Width Modulation
GDMA	General direct memory access
SPI	Serial Peripheral Interface
SPS	Samples per Second
TMR	Timer Controller
UART	Universal Asynchronous Receiver/Transmitter
UCID	Unique Customer ID
WDT	Watchdog Timer

Table 3.1-1 List of Abbreviations

4 PARTS INFORMATION LIST AND PIN CONFIGURATION

4.1 Selection Guide

4.1.1 NuMicro® NM1240 Series Selection Guide

Note: LQFP48: 7x7mm、QFN48: 7x7mm、QFN33: 4x4mm

Part Number	Flash (KB)	SRAM (KB)	ISP Loader ROM (KB)	Data Flash	I/O	Timer	Connectivity			IRC 48/60 MHz	PWM	BPWM	Analog Comp.	OPA	ADC (12-bit)	DAC (12-bit)	Temperature Sensor	ICP/ISPI/AP	Package
							USCI												
							UART	I ² C	SPI										
NM1244D48	64	8	7.5	√	44	3	2	2	1	1	6	2	1	1	20	2	1	√	LQFP48
NM1244Y48	64	8	7.5	√	44	3	2	2	1	1	6	2	1	1	20	2	1	√	QFN48
NM1244Y	64	8	7.5	√	29	3	2	2	1	1	6	2	1	1	16	2	1	√	QFN33

Table 4.1-1 NuMicro® NM1240 Base Series Selection Guide

4.2 Pin Configuration

4.2.1 NuMicro® NM1240 Series LQFP48 Diagram




Figure 4.2-1 NuMicro® NM1240 Base Series LQFP 48-pin Diagram

4.2.2 NuMicro® NM1240 Series QFN48 Pin Diagram




Figure 4.2-2 NuMicro® NM1240 Base Series QFN 48-pin Diagram

4.2.3 NuMicro® NM1240 Series QFN33 Pin Diagram




Figure 4.2-3 NuMicro® NM1240 Base Series QFN 33-pin Diagram

4.3 Pin Description

4.3.1 NM1240 Series Pin Description Overview

GPIO MFP0	ICE XTAL MFP1	ADC MFP2	PWM MFP3	ACMP0 MFP4	ACMP1 MFP5	PGA(OP) MFP6	TIMER MFP7	I2C MFP8	SPI1 MFP9	UART MFPB	ECAP MFPD	NM1240 MFPE	NM1240 MFPF		
GPA0	CLKO	O	EPWM_CH0	O				PC1_SCL	IO	SPI1_CLK	IO	UART1_TXD	O		
GPA1			EPWM_CH1	O			T2	IO	PC1_SDA	IO	SPI1_MOSI	IO	UART1_RXD	I	
GPA2			EPWM_CH2	O			T0	IO			SPI1_MISO	IO			
GPA3	CLKO	O	EPWM_CH3	O							SPI1_SS	IO			
GPA4			EPWM_CH4	O				PC2_SCL	IO		UART2_TXD	IO			
GPA5			EPWM_CH5	O	ACMP0_O	O		PC2_SDA	IO		UART2_RXD	IO			
GPA6			EPWM_CH5	O									PC2_SCL	IO	
GPA7			EPWM_CH4	O	ACMP0_O	O							PC2_SDA	IO	
GPB0		ADC0_P0	A		ACMP0_P0	A		ECAP0	I		UART1_TXD	O	ECAP0	I	
GPB1		ADC0_P1	A		ACMP0_P1	A		ECAP1	I		UART1_RXD	I	ECAP1	I	
GPB2		ADC0_P2	A	BPWM_CH1	O	ACMP0_P2	A	ECAP2	I		UART1_TXD	O	ECAP2	I	
GPB3		ADC0_P9	A				T0	IO			UART1_RXD	I	T2	IO	
GPB4		ADC1_P0	A		ACMP0_N	A	T1	IO		SPI1_SS	IO	UART2_TXD	IO		
GPB5		ADC0_P5	A		DAC0	A		CCAP_P0	I		SPI1_CLK	IO	UART2_RXD	IO	
GPB6		ADC0_P6	A	PWM_BRK_P1	I			CCAP_P0	I		SPI1_MISO	IO	ECAP1	I	
GPB7		ADC0_P7	A	PWM_BRK_P2	I			CCAP_P0	I		SPI1_MOSI	IO	ECAP0	I	
GPC0		ADC0_P3	A	BPWM_CH0	O								EPWM_CH0	O	
GPC1		ADC0_P4	A	STADC	I	ACMP0_P3	A	CCAP_P1	I	PC1_SCL	IO	SPI1_CLK	IO	UART1_TXD	O
GPC2		ADC1_P2	A	PWM_BRK_P0	I			CCAP_P1	I	PC1_SDA	IO	SPI1_MISO	IO	UART1_RXD	I
GPC3	EXT_CLK	I		PWM_BRK_P1	I							SPI1_MOSI	IO	UART1_RXD	I
GPC4				PWM_BRK_P2	I			ECAP0	I	PC2_SCL	IO	SPI1_SS	IO	UART2_TXD	IO
GPC5		ADC1_P5	A	PWM_BRK_P0	I			CCAP_P1	I				ECAP2	I	
GPC6		ADC1_P6	A	EPWM_CH2	O		DAC1	A		T2	IO	PC2_SCL	IO	UART2_TXD	IO
GPC7		ADC1_P7	A										ECAP1	I	
GPD1	ICE_CLK	I									SPI1_SS	IO			
GPD2		ADC1_P1	A					CCAP_P0	I		SPI1_MISO	IO			
GPD3				BPWM_CH1	O				PC1_SCL	IO		UART1_TXD	O		
GPD4				BPWM_CH0	O				PC1_SDA	IO		UART1_RXD	I		
GPD5	ICE_DAT	IO										ECAP0	I		
GPD6									PC2_SDA	IO	SPI1_SS	IO	ECAP1	I	
GPD7							ECAP0	I	PC2_SCL	IO	SPI1_CLK	IO	ECAP2	I	
GPE0									PC1_SCL	IO	SPI1_MISO	IO	ECAP0	I	
GPE1									PC1_SDA	IO	SPI1_MOSI	IO	ECAP1	I	
GPE2				BPWM_CH1	O				PC2_SCL	IO		UART2_TXD	O		
GPE3		ADC1_P8	A			OP1_O	A	T1	IO	PC2_SDA	IO		UART2_RXD	I	
GPE4		ADC1_P9	A			OP1_N	A								
GPE5				BPWM_CH0	O					OP1_P	A				
GPE6							T0	IO	PC1_SCL	IO	SPI1_CLK	IO	UART1_TXD	O	
GPE7									PC1_SDA	IO	SPI1_MISO	IO	UART1_RXD	I	
GPF0									PC2_SCL	IO	SPI1_MOSI	IO	UART2_TXD	IO	
GPF1				EPWM_CH3	O				PC2_SDA	IO	SPI1_SS	IO	UART2_RXD	IO	
GPF2		ADC0_P8	A	EPWM_CH2	O				PC2_SCL	IO		UART2_TXD	IO	ECAP0	I
GPF3		ADC1_P3	A	EPWM_CH1	O							UART2_RXD	IO	ECAP1	I
GPF4		ADC1_P4	A	EPWM_CH0	O									ECAP2	I

4.3.2 NM1240 Series Pin Description

MFP* = Multi-function pin. (Refer to section SYS_GP_x_MFP)

PA.0 MFP0 means SYS_GPA_MFP[3:0]=0x0.

PA.4 MFP5 means SYS_GPA_MFP[19:16]=0x5.

MFP only configures the output data or input data of PAD, the direction of PAD were configured by PMD.

The priority of MFP in the same multi-function was GPA > GPB > GPC > GPD > GPE > GPF.

The type A of multi-function needs to be configured to be input port.

4.3.2.1 NM1240 Series LQFP48/QFN48/QFN33 Pin Description

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
-	1	LDO_CAP/ NC(LQFP48)	A/	MFP0/	LDO output pin. Note: Recommend to connect a 1uF CAP to the pin.
-	2	PE.7	I/O	MFP0	General purpose digital I/O pin.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
-	3	PD.2	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P1	A	MFP2	ADC1 channel analog input.
		CCAP_P0	I	MFP7	Timer Continuous Capture input pin.
		SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
-	4	PF.0	I/O	MFP0	General purpose digital I/O pin.
		I2C2_SDA	I/O	MFP8	I2C2 data input/output pin.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
		UART2_RXD	I/O	MFPB	Data receiver input pin for UART.
		ECAPO	I	MFPC	Enhanced Input Capture input pin.
2	5	PF.1	I/O	MFP0	General purpose digital I/O pin.
		EPWM_CH3	O	MFP3	EPWM channel3 output/capture input.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
		ECAP1	I	MFPC	Enhanced Input Capture input pin.
3	6	PF.2	I/O	MFP0	General purpose digital I/O pin.
		ADC0_P8	A	MFP2	ADC0 channel analog input.
		EPWM_CH2	O	MFP3	EPWM channel2 output/capture input.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
		I2C2_SDA	I/O	MFP8	I2C2 data input/output pin.
		UART2_RXD	I/O	MFPB	Data receiver input pin for UART.
		ECAP2	I	MFPC	Enhanced Input Capture input pin.
4	7	nRESET	I	MFP0	External reset input: active LOW, with an internal pull-up. Set this pin low reset to initial state.
-	8	PF.3	I/O	MFP0	General purpose digital I/O pin.
-	8	ADC1_P3	A	MFP2	ADC1 channel analog input.
-	8	EPWM_CH1	O	MFP3	EPWM channel1 output/capture input.
5	9	PF.4	I/O	MFP0	General purpose digital I/O pin.
5	9	ADC1_P4	A	MFP2	ADC1 channel analog input.
5	9	EPWM_CH0	O	MFP3	EPWM channel0 output/capture input.
6	10	PB.0	I/O	MFP0	General purpose digital I/O pin.
6	10	ADC0_P0	A	MFP2	ADC0 channel analog input.
6	10	ACMP0_P0	A	MFP4	Analog comparator0 positive input pin.
6	10	ECAPO	I	MFP7	Enhanced Input Capture input pin.
6	10	UART1_TXD	O	MFPB	Data transmitter output pin for UART.
6	10	ECAPO	I	MFPC	Enhanced Input Capture input pin.
7	11	PB.1	I/O	MFP0	General purpose digital I/O pin.
7	11	ADC0_P1	A	MFP2	ADC0 channel analog input.
7	11	ACMP0_P1	A	MFP4	Analog comparator0 positive input pin.
7	11	ECAP1	I	MFP7	Enhanced Input Capture input pin.
7	11	UART1_RXD	I	MFPB	Data receiver input pin for UART.
7	11	ECAP1	I	MFPC	Enhanced Input Capture input pin.
8	12	PB.2	I/O	MFP0	General purpose digital I/O pin.
8	12	ADC0_P2	A	MFP2	ADC0 channel analog input.
8	12	BPWM_CH1	O	MFP3	BPWM channel1 output/capture input.
8	12	ACMP0_P2	A	MFP4	Analog comparator0 positive input pin.
8	12	ECAP2	I	MFP7	Enhanced Input Capture input pin.
8	12	UART1_TXD	O	MFPB	Data transmitter output pin for UART.
8	12	ECAP2	I	MFPC	Enhanced Input Capture input pin.
8	12	T2	I/O	MFPE	Timer2 event counter input / toggle output.
9	13	PB.3	I/O	MFP0	General purpose digital I/O pin.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
		ADC0_P9	A	MFP2	ADC0 channel analog input.
		T0	I/O	MFP7	Timer0 event counter input / toggle output.
		UART1_RXD	I	MFPB	Data receiver input pin for UART.
10	14	PB.4	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P0	A	MFP2	ADC1 channel analog input.
		ACMP0_N	A	MFP4	Analog comparator0 negative input pin.
		T1	I/O	MFP7	Timer1 event counter input / toggle output.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
11	15	PB.5	I/O	MFP0	General purpose digital I/O pin.
		ADC0_P5	A	MFP2	ADC0 channel analog input.
		DAC0	A	MFP4	DAC0 analog output.
		CCAP_P0	I	MFP7	Timer Continuous Capture input pin.
		SPI1_CLK	I/O	MFPA	SPI1 serial clock pin.
		UART2_RXD	I/O	MFPB	Data receiver input pin for UART.
12	16	PB.6	I/O	MFP0	General purpose digital I/O pin.
		ADC0_P6	A	MFP2	ADC0 channel analog input.
		PWM_BRK_P1	I	MFP3	Brake input pin of EPWM.
		CCAP_P0	I	MFP7	Timer Continuous Capture input pin.
		SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
		ECAP1	I	MFPC	Enhanced Input Capture input pin.
		T1	I/O	MFPE	Timer1 event counter input / toggle output.
13	17	PB.7	I/O	MFP0	General purpose digital I/O pin.
		ADC0_P7	A	MFP2	ADC0 channel analog input.
		PWM_BRK_P2	I	MFP3	Brake input pin of EPWM.
		CCAP_P0	I	MFP7	Timer Continuous Capture input pin.
		SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
		ECAPO	I	MFPC	Enhanced Input Capture input pin.
		EPWM_CH0	O	MFPE	EPWM channel0 output/capture input.
		EPWM_CH1	O	MFPF	EPWM channel1 output/capture input.
14	18	PC.5	I/O	MFP0	General purpose digital I/O pin.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
		ADC1_P5	A	MFP2	ADC1 channel analog input.
		PWM_BRK_P0	I	MFP3	Brake input pin of EPWM.
		CCAP_P1	I	MFP7	Timer Continuous Capture input pin.
		ECAP2	I	MFPC	Enhanced Input Capture input pin.
		EPWM_CH1	O	MFPE	EPWM channel1 output/capture input.
		EPWM_CH3	O	MFPF	EPWM channel3 output/capture input.
15	19	PC.6	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P6	A	MFP2	ADC1 channel analog input.
		EPWM_CH2	O	MFP3	EPWM channel2 output/capture input.
		DAC1	O	MFP5	DAC1 analog output.
		T2	I/O	MFP7	Timer2 event counter input / toggle output.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
-	20	PC.7	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P7	A	MFP2	ADC1 channel analog input.
		ECAP1	I	MFPC	Enhanced Input Capture input pin.
-	21	PC.0	I/O	MFP0	General purpose digital I/O pin.
		ADC0_P3	A	MFP2	ADC0 channel analog input.
		BPWM_CH0	O	MFP3	BPWM channel0 output/capture input.
		I2C1_SCL	I/O	MFP8	I2C1 clock pin.
		SPI1_CLK	I/O	MFPA	SPI1 serial clock pin.
UART1_TXD	O	MFPB	Data transmitter output pin for UART.		
-	22	PC.1	I/O	MFP0	General purpose digital I/O pin.
		ADC0_P4	A	MFP2	ADC0 channel analog input.
		STADC	I	MFP3	ADC external trigger input.
		ACMP0_P3	A	MFP4	Analog comparator0 positive input pin.
		CCAP_P1	I	MFP7	Timer Continuous Capture input pin.
		I2C1_SDA	I/O	MFP8	I2C1 data input/output pin.
		SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
		UART1_RXD	I	MFPB	Data receiver input pin for UART.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
16	23	PC.2	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P2	A	MFP2	ADC1 channel analog input.
		PWM_BRK_P0	I	MFP3	Brake input pin of EPWM.
		CCAP_P1	I	MFP7	Timer Continuous Capture input pin.
		I2C1_SDA	I/O	MFP8	I2C1 data input/output pin.
		SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
		UART1_RXD	I	MFPB	Data receiver input pin for UART.
17	24	PC.3	I/O	MFP0	General purpose digital I/O pin.
		EXT_CLK	I	MFP1	External oscillator input pin.
		PWM_BRK_P1	I	MFP3	Brake input pin of EPWM.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
-	25	PC.4	I/O	MFP0	General purpose digital I/O pin.
		PWM_BRK_P2	I	MFP3	Brake input pin of EPWM.
		ECAP0	I	MFP7	Enhanced Input Capture input pin.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
-	26	EPWM_CH1	I	MFPC	Enhanced Input Capture input pin.
		PA.0	I/O	MFP0	General purpose digital I/O pin.
		CLKO	O	MFP1	Clock Out.
		EPWM_CH0	O	MFP3	EPWM channel0 output/capture input.
		I2C1_SCL	I/O	MFP8	I2C1 clock pin.
		SPI1_CLK	I/O	MFPA	SPI1 serial clock pin.
		UART1_TXD	O	MFPB	Data transmitter output pin for UART.
-	27	EPWM_CH1	O	MFPF	EPWM channel1 output/capture input.
		PA.1	I/O	MFP0	General purpose digital I/O pin.
		T2	I/O	MFP7	Timer2 event counter input / toggle output.
		I2C1_SDA	I/O	MFP8	I2C1 data input/output pin.
		SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
		UART1_RXD	I	MFPB	Data receiver input pin for UART.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
		SPI1_MISO	I/O	MFPE	SPI1 MISO (Master In, Slave Out) pin.
		EPWM_CH3	O	MFPF	EPWM channel3 output/capture input.
	28	PA.2	I/O	MFP0	General purpose digital I/O pin.
		EPWM_CH2	O	MFP3	EPWM channel2 output/capture input.
		T0	I/O	MFP7	Timer0 event counter input / toggle output.
		SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
		SPI1_MOSI	I/O	MFPE	SPI1 MOSI (Master Out, Slave In) pin.
		EPWM_CH5	O	MFPF	EPWM channel5 output/capture input.
18	29	PA.3	I/O	MFP0	General purpose digital I/O pin.
		CLKO	O	MFP1	Clock Out.
		EPWM_CH3	O	MFP3	EPWM channel3 output/capture input.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
		EPWM_CH0	O	MFPF	EPWM channel0 output/capture input.
19	30	PA.4	I/O	MFP0	General purpose digital I/O pin.
		EPWM_CH4	O	MFP3	EPWM channel4 output/capture input.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
		EPWM_CH2	O	MFPF	EPWM channel2 output/capture input.
20	31	PA.5	I/O	MFP0	General purpose digital I/O pin.
		EPWM_CH5	O	MFP3	EPWM channel5 output/capture input.
		ACMP0_O	O	MFP4	Analog comparator0 output.
		I2C2_SDA	I/O	MFP8	I2C2 data input/output pin.
		UART2_RXD	I/O	MFPB	Data receiver input pin for UART.
		EPWM_CH4	O	MFPF	EPWM channel4 output/capture input.
21	32	PA.6	I/O	MFP0	General purpose digital I/O pin.
		EPWM_CH5	O	MFP3	EPWM channel5 output/capture input.
		I2C2_SCL	I/O	MFPE	I2C2 clock pin.
		BPWM_CH0	O	MFPF	BPWM channel0 output/capture input.
22	33	PA.7	I/O	MFP0	General purpose digital I/O pin.
		EPWM_CH4	O	MFP3	EPWM channel4 output/capture input.
		ACMP0_O	O	MFP4	Analog comparator0 output.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
		I2C2_SDA	I/O	MFPE	I2C2 data input/output pin.
		BPWM_CH1	O	MFPF	BPWM channel1 output/capture input.
23	34	PD.1	I/O	MFP0	General purpose digital I/O pin.
		ICE_CLK	I	MFP1	Serial wired debugger clock pin.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
-	35	PD.3	I/O	MFP0	General purpose digital I/O pin.
		BPWM_CH1	O	MFP3	BPWM channel1 output/capture input.
		I2C1_SCL	I/O	MFP8	I2C1 clock pin.
		UART1_TXD	O	MFPB	Data transmitter output pin for UART.
-	36	PD.4	I/O	MFP0	General purpose digital I/O pin.
		BPWM_CH0	O	MFP3	BPWM channel0 output/capture input.
		I2C1_SDA	I/O	MFP8	I2C1 data input/output pin.
		UART1_RXD	I	MFPB	Data receiver input pin for UART.
		ECAP0	I	MFPC	Enhanced Input Capture input pin.
24	37	PD.5	I/O	MFP0	General purpose digital I/O pin.
		ICE_DAT	I/O	MFP1	Serial wired debugger data pin.
		ECAP1	I	MFPC	Enhanced Input Capture input pin.
		UART1_TXD	O	MFPE	Data transmitter output pin for UART.
		UART2_TXD	I/O	MFPF	Data transmitter output pin for UART.
25	38	PD.6	I/O	MFP0	General purpose digital I/O pin.
		I2C2_SDA	I/O	MFP8	I2C2 data input/output pin.
		SPI1_SS	I/O	MFPA	SPI1 slave select pin.
		ECAP2	I	MFPC	Enhanced Input Capture input pin.
		UART1_RXD	I	MFPE	Data receiver input pin for UART.
		UART2_RXD	I/O	MFPF	Data receiver input pin for UART.
26	39	PD.7	I/O	MFP0	General purpose digital I/O pin.
		ECAP0	I	MFP7	Enhanced Input Capture input pin.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		SPI1_CLK	I/O	MFPA	SPI1 serial clock pin.
		UART2_TXD	I/O	MFPB	Data transmitter output pin for UART.
		ECAP2	I	MFPC	Enhanced Input Capture input pin.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
27	40	PE.0	I/O	MFP0	General purpose digital I/O pin.
		I2C1_SCL	I/O	MFP8	I2C1 clock pin.
		SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
		UART2_RXD	I/O	MFPB	Data receiver input pin for UART.
		ECAPO	I	MFPC	Enhanced Input Capture input pin.
28	41	PE.1	I/O	MFP0	General purpose digital I/O pin.
		I2C1_SDA	I/O	MFP8	I2C1 data input/output pin.
		SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
		ECAP1	I	MFPC	Enhanced Input Capture input pin.
29	42	PE.2	I/O	MFP0	General purpose digital I/O pin.
		BPWM_CH1	O	MFP3	BPWM channel1 output/capture input.
		OP1_O	A	MFP6	Operational Amplifier output pin.
		I2C2_SCL	I/O	MFP8	I2C2 clock pin.
		UART2_TXD	O	MFPB	Data transmitter output pin for UART.
30	43	PE.3	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P8	A	MFP2	ADC1 channel analog input.
		OP1_N	A	MFP6	Operational Amplifier Negative input pin.
		T1	I/O	MFP7	Timer1 event counter input / toggle output.
		I2C2_SDA	I/O	MFP8	I2C2 data input/output pin.
		UART2_RXD	I	MFPB	Data receiver input pin for UART.
31	44	PE.4	I/O	MFP0	General purpose digital I/O pin.
		ADC1_P9	A	MFP2	ADC1 channel analog input.
		OP1_P	A	MFP6	Operational Amplifier Positive input pin.
-	45	PE.5	I/O	MFP0	General purpose digital I/O pin.
		BPWM_CH0	O	MFP3	BPWM channel0 output/capture input.
		I2C1_SCL	I/O	MFP8	I2C1 clock pin.
		SPI1_CLK	I/O	MFPA	SPI1 serial clock pin.
		UART1_TXD	O	MFPB	Data transmitter output pin for UART.
-	46	PE.6	I/O	MFP0	General purpose digital I/O pin.
		T0	I/O	MFP7	Timer0 event counter input / toggle output.
		I2C1_SDA	I/O	MFP8	I2C1 data input/output pin.

QFN33	QFN48/ LQFP48	Pin Name	Type	MFP*	Description
		SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
		UART1_RXD	I	MFPB	Data receiver input pin for UART.
32	47	VSS	PWR	MFPO	Ground pin for digital circuit.
1	48	VDD	PWR	MFPO	Power supply for I/O ports and LDO source for internal PLL and digital function.

Table 4.3-1 LQFP48/QFN48/QFN33 Pin Description

Note:

1. Do not leave the pins ICE_CLK and ICE_DAT in floating when MCU is in operatoin. User may refer to one of the following methods
 - a. Add external pull-up or pull-low resistors at pins.
 - b. Set the 2 pins in Quasi-mode and output high to be equivelant to internal pull high.
 - c. Enable internal pull-up by setting PD_PHEN[1] = 1b ∙ PD_PHEN[5] = 1b.
 - d. Be wired to other deivce without floating at pins.

4.3.3 GPIO Multi-function Pin Summary

MFP* = Multi-function pin. (Refer to section SYS_GPx_MFP)

PA.0 MFP0 means SYS_GPA_MFP[3:0]=0x0.

PA.4 MFP5 means SYS_GPA_MFP[19:16]=0x5.

Group	Pin Name	GPIO	MFP*	Type	Description
ACMP0	ACMP0_P0	PB.0	MFP4	A	Comparator0 positive input pin.
	ACMP0_P1	PB.1	MFP4	A	Comparator0 positive input pin.
	ACMP0_P2	PB.2	MFP4	A	Comparator0 positive input pin.
	ACMP0_P3	PC.1	MFP4	A	Comparator0 positive input pin.
	ACMP0_N	PB.4	MFP4	A	Comparator0 negative input pin.
	ACMP0_O		PA.7	MFP4	O
PA.5			MFP4	O	Comparator0 output pin.
STADC	STADC	PC.1	MFP3	I	External ADC trigger input pin.
ADC0	ADC0_P0	PB.0	MFP2	A	ADC0 analog input port 0.
	ADC0_P1	PB.1	MFP2	A	ADC0 analog input port 1.
	ADC0_P2	PB.2	MFP2	A	ADC0 analog input port 2.
	ADC0_P3	PC.0	MFP2	A	ADC0 analog input port 3.
	ADC0_P4	PC.1	MFP2	A	ADC0 analog input port 4.
	ADC0_P5	PB.5	MFP2	A	ADC0 analog input port 5.
	ADC0_P6	PB.6	MFP2	A	ADC0 analog input port 6.
	ADC0_P7	PB.7	MFP2	A	ADC0 analog input port 7.
	ADC0_P8	PF.2	MFP2	A	ADC0 analog input port 8.
	ADC0_P9	PB.3	MFP2	A	ADC0 analog input port 9.
ADC1	ADC1_P0	PB.4	MFP2	A	ADC1 analog input port 0.
	ADC1_P1	PD.2	MFP2	A	ADC1 analog input port 1.
	ADC1_P2	PC.2	MFP2	A	ADC1 analog input port 2.
	ADC1_P3	PF.3	MFP2	A	ADC1 analog input port 3.
	ADC1_P4	PF.4	MFP2	A	ADC1 analog input port 4.
	ADC1_P5	PC.5	MFP2	A	ADC1 analog input port 5.
	ADC1_P6	PC.6	MFP2	A	ADC1 analog input port 6.
	ADC1_P7	PC.7	MFP2	A	ADC1 analog input port 7.
	ADC1_P8	PE.3	MFP2	A	ADC1 analog input port 8.
ADC1_P9	PE.4	MFP2	A	ADC1 analog input port 9.	
CLKO	CLKO	PA.0	MFP1	O	Clock output pin.

Group	Pin Name	GPIO	MFP*	Type	Description
		PA.3	MFP1	O	Clock output pin.
BPWM	BPWM_CH0	PA.6	MFPF	O	Basic PWM channel 0 output
		PC.0	MFP3	O	Basic PWM channel 0 output
		PD.4	MFP3	O	Basic PWM channel 0 output
		PE.5	MFP3	O	Basic PWM channel 0 output
	BPWM_CH1	PA.7	MFPF	O	Basic PWM channel 1 output
		PB.2	MFP3	O	Basic PWM channel 1 output
		PD.3	MFP3	O	Basic PWM channel 1 output
		PE.2	MFP3	O	Basic PWM channel 1 output
CCAP	CCAP_P0	PB.5	MFP7	I	Continuous Capture Input
		PB.6	MFP7	I	Continuous Capture Input
		PB.7	MFP7	I	Continuous Capture Input
		PD.2	MFP7	I	Continuous Capture Input
	CCAP_P1	PC.1	MFP7	I	Continuous Capture Input
		PC.2	MFP7	I	Continuous Capture Input
ECAP	ECAP_P0	PB.0	MFP7,MFPC	I	Input capture channel 0
		PB.7	MFPC	I	Input capture channel 0
		PC.4	MFP7	I	Input capture channel 0
		PD.4	MFPC	I	Input capture channel 0
		PD.7	MFP7	I	Input capture channel 0
		PE.0	MFPC	I	Input capture channel 0
		PF.0	MFPC	I	Input capture channel 0
	ECAP_P1	PB.1	MFP7,MFPC	I	Input capture channel 1
		PB.6	MFPC	I	Input capture channel 1
		PC.7	MFPC	I	Input capture channel 1
		PD.5	MFPC	I	Input capture channel 1
		PE.1	MFPC	I	Input capture channel 1
		PF.1	MFPC	I	Input capture channel 1
	ECAP_P2	PB.2	MFP7,MFPC	I	Input capture channel 2
		PC.4	MFPC	I	Input capture channel 2
		PC.5	MFPC	I	Input capture channel 2
		PD.6	MFPC	I	Input capture channel 2
		PD.7	MFPC	I	Input capture channel 2

Group	Pin Name	GPIO	MFP*	Type	Description
		PF.2	MFPC	I	Input capture channel 2
EPWM	PWM_BRK_P0	PC.2	MFP3	I	EPWM brake pin.
		PC.5	MFP3	I	EPWM brake pin.
	PWM_BRK_P1	PB.6	MFP3	I	EPWM brake pin.
		PC.3	MFP3	I	EPWM brake pin.
	PWM_BRK_P2	PB.7	MFP3	I	EPWM brake pin.
		PC.4	MFP3	I	EPWM brake pin.
	EPWM_CH5	PA.2	MFPF	O	Enhanced PWM output pin.
		PA.5	MFP3	O	Enhanced PWM output pin.
		PA.6	MFP3	O	Enhanced PWM output pin.
		PC.5	MFPF	O	Enhanced PWM output pin.
	EPWM_CH4	PA.4	MFP3	O	Enhanced PWM output pin.
		PA.5	MFPF	O	Enhanced PWM output pin.
		PA.7	MFP3	O	Enhanced PWM output pin.
	EPWM_CH3	PA.1	MFPF	O	Enhanced PWM output pin.
		PA.3	MFP3	O	Enhanced PWM output pin.
		PC.5	MFPF	O	Enhanced PWM output pin.
		PF.1	MFP3	O	Enhanced PWM output pin.
	EPWM_CH2	PA.2	MFP3	O	Enhanced PWM output pin.
		PA.4	MFPF	O	Enhanced PWM output pin.
		PC.6	MFP3	O	Enhanced PWM output pin.
		PF.2	MFP3	O	Enhanced PWM output pin.
	EPWM_CH1	PA.0	MFPF	O	Enhanced PWM output pin.
		PA.1	MFP3	O	Enhanced PWM output pin.
		PB.7	MFPF	O	Enhanced PWM output pin.
		PC.5	MFPE	O	Enhanced PWM output pin.
		PF.3	MFP3	O	Enhanced PWM output pin.
	EPWM_CH0	PA.0	MFP3	O	Enhanced PWM output pin.
		PA.3	MFPF	O	Enhanced PWM output pin.
PB.7		MFPE	O	Enhanced PWM output pin.	
PF.4		MFP3	O	Enhanced PWM output pin.	
nRESET	nRESET	--	--	I	External reset pin, internal pull-high.
I2C1	I2C1_SCL	PA.0	MFP8	I/O	I ² C1 clock pin.
		PC.0	MFP8	I/O	I ² C1 clock pin.

Group	Pin Name	GPIO	MFP*	Type	Description
		PD.3	MFP8	I/O	I ² C1 clock pin.
		PE.0	MFP8	I/O	I ² C1 clock pin.
		PE.5	MFP8	I/O	I ² C1 clock pin.
	I2C1_SDA	PA.1	MFP8	I/O	I ² C1 data pin.
		PC.1	MFP8	I/O	I ² C1 data pin.
		PC.2	MFP8	I/O	I ² C1 data pin.
		PD.4	MFP8	I/O	I ² C1 data pin.
		PE.1	MFP8	I/O	I ² C1 data pin.
		PE.6	MFP8	I/O	I ² C1 data pin.
I2C2	I2C2_SCL	PA.4	MFP8	I/O	I ² C2 clock pin.
		PA.6	MFPE	I/O	I ² C2 clock pin.
		PC.4	MFP8	I/O	I ² C2 clock pin.
		PC.6	MFP8	I/O	I ² C2 clock pin.
		PD.7	MFP8	I/O	I ² C2 clock pin.
		PE.2	MFP8	I/O	I ² C2 clock pin.
		PE.7	MFP8	I/O	I ² C2 clock pin.
		PF.1	MFP8	I/O	I ² C2 clock pin.
	I2C2_SDA	PA.5	MFP8	I/O	I ² C2 data pin.
		PA.7	MFPE	I/O	I ² C2 data pin.
		PD.6	MFP8	I/O	I ² C2 data pin.
		PE.3	MFP8	I/O	I ² C2 data pin.
		PF.0	MFP8	I/O	I ² C2 data pin.
		PF.2	MFP8	I/O	I ² C2 data pin.
DAC	DAC0	PB.5	MFP4	A	DAC0 analog output pin.
	DAC1	PC.6	MFP5	A	DAC1 analog output pin.
OP	OP1_O	PE.2	MFP6	A	OP1 analog output pin.
	OP1_N	PE.3	MFP6	A	OP1 analog input pin.
	OP1_P	PE.4	MFP6	A	OP1 analog input pin.
SPI1	SPI1_MOSI	PA.1	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.
		PA.2	MFPE	I/O	SPI1 MOSI (Master Out, Slave In) pin.
		PB.7	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.
		PC.2	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.
		PE.1	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.
		PE.7	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.

Group	Pin Name	GPIO	MFP*	Type	Description
	SPI1_MISO	PA.1	MFPE	I/O	SPI1 MISO (Master In, Slave Out) pin
		PA.2	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
		PB.6	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
		PC.1	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
		PD.2	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
		PE.0	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
		PE.6	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
	SPI1_CLK	PA.0	MFPA	I/O	SPI1 clock pin.
		PB.5	MFPA	I/O	SPI1 clock pin.
		PC.0	MFPA	I/O	SPI1 clock pin.
		PD.7	MFPA	I/O	SPI1 clock pin.
		PE.5	MFPA	I/O	SPI1 clock pin.
	SPI1_SS	PA.3	MFPA	I/O	SPI1 Slave Select
		PB.4	MFPA	I/O	SPI1 Slave Select
		PC.3	MFPA	I/O	SPI1 Slave Select
		PC.4	MFPA	I/O	SPI1 Slave Select
		PD.1	MFPA	I/O	SPI1 Slave Select
		PD.6	MFPA	I/O	SPI1 Slave Select
		PF.0	MFPA	I/O	SPI1 Slave Select
TIMER0	T0	PA.2	MFP7	I	Timer0 event counter input / toggle output
		PB.3	MFP7	I	Timer0 event counter input / toggle output
		PE.6	MFP7	I	Timer0 event counter input / toggle output
TIMER1	T1	PB.4	MFP7	I	Timer1 event counter input / toggle output
		PB.6	MFPE	I	Timer1 event counter input / toggle output
		PE.3	MFP7	I	Timer1 event counter input / toggle output
TIMER2	T2	PA.1	MFP7	I	Timer2 event counter input / toggle output
		PB.2	MFPE	I	Timer2 event counter input / toggle output
		PC.6	MFP7	I	Timer2 event counter input / toggle output
EXT_OSC	EXT_CLK	PC.3	MFP1	A	External oscillator input pin.
UART1	UART1_TXD	PA.0	MFPB	O	UART1 data transmitter output pin.
		PB.0	MFPB	O	UART1 data transmitter output pin.
		PB.2	MFPB	O	UART1 data transmitter output pin.
		PC.0	MFPB	O	UART1 data transmitter output pin.
		PD.3	MFPB	O	UART1 data transmitter output pin.

Group	Pin Name	GPIO	MFP*	Type	Description
		PD.5	MFPE	O	UART1 data transmitter output pin.
		PE.5	MFPB	O	UART1 data transmitter output pin.
	UART1_RXD	PA.1	MFPB	I	UART1 data receiver input pin.
		PB.1	MFPB	I	UART1 data receiver input pin.
		PB.3	MFPB	I	UART1 data receiver input pin.
		PC.1	MFPB	I	UART1 data receiver input pin.
		PC.2	MFPB	I	UART1 data receiver input pin.
		PD.4	MFPB	I	UART1 data receiver input pin.
		PD.6	MFPE	I	UART1 data receiver input pin.
		PE.6	MFPB	I	UART1 data receiver input pin.
UART2	UART2_TXD	PA.4	MFPB	O	UART2 data transmitter output pin.
		PB.4	MFPB	O	UART2 data transmitter output pin.
		PC.4	MFPB	O	UART2 data transmitter output pin.
		PC.6	MFPB	O	UART2 data transmitter output pin.
		PD.5	MFPF	O	UART2 data transmitter output pin.
		PD.7	MFPB	O	UART2 data transmitter output pin.
		PE.2	MFPB	O	UART2 data transmitter output pin.
		PE.7	MFPB	O	UART2 data transmitter output pin.
		PF.1	MFPB	O	UART2 data transmitter output pin.
	UART2_RXD	PA.5	MFPB	I	UART2 data receiver input pin.
		PB.5	MFPB	I	UART2 data receiver input pin.
		PD.6	MFPF	I	UART2 data receiver input pin.
		PE.0	MFPB	I	UART2 data receiver input pin.
		PE.3	MFPB	I	UART2 data receiver input pin.
ICE	ICE_DAT	PD.5	MFP1	I/O	Serial wired debugger data pin
	ICE_CLK	PD.1	MFP1	I	Serial wired debugger clock pin

Table 4.3-2 LQFP48/QFN48/QFN33 Multi-function Pin Summary

5 BLOCK DIAGRAM

5.1 NuMicro® NM1240 Block Diagram




Figure 5.1-1 NuMicro® NM1240 Block Diagram

6 FUNCTIONAL DESCRIPTION

6.1 ARM® Cortex®-M0 Core

6.1.1 Overview

The Cortex®-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex®-M profile processor. The profile supports two modes – Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 6.1-1 shows the functional controller of processor.




Figure 6.1-1 Functional Block Diagram

6.1.2 Features

The implemented device provides:

- A low gate count processor:
 - ARMv6-M Thumb® instruction set
 - Thumb-2 technology
 - ARMv6-M compliant 24-bit SysTick timer
 - A 32-bit hardware multiplier
 - System interface supported with little-endian data accesses
 - Ability to have deterministic, fixed-latency, interrupt handling
 - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling

- C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
- Low Power Sleep mode entry using the Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or return from interrupt sleep-on-exit feature
- NVIC:
 - 32 external interrupt inputs, each with four levels of priority
 - Dedicated Non-maskable Interrupt (NMI) input
 - Supports for both level-sensitive and pulse-sensitive interrupt lines
 - Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support:
 - Four hardware breakpoints
 - Two watchpoints
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
 - Single step and vector catch capabilities
- Bus interfaces:
 - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
 - Single 32-bit slave port that supports the DAP (Debug Access Port)

6.2 System Manager

6.2.1 Overview

System management includes the following sections:

- System Reset
- System Power Architecture
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, and multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

6.2.2 System Reset

The system reset can be issued by one of the events listed below. These reset event flags can be read from SYS_RSTSTS register to determine the reset source. Hardware reset can reset chip through peripheral reset signals. Software reset can trigger reset through control registers.

- Hardware Reset Sources
 - Power-on Reset (POR)
 - Low level on the nRESET pin
 - Watchdog Timer Time-out Reset (WDT)
 - Low Voltage Reset (LVR)
 - Brown-out Detector Reset (BOD Reset)
- Software Reset Sources
 - CHIP Reset will reset whole chip by writing 1 to CHIPRST (SYS_IPRST0[0])
 - MCU Reset to reboot but keeping the booting setting from APROM or LDROM by writing 1 to SYSRESETREQ (SCS_AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE00ED0C) in system control registers of Cortex®-M0 core.
 - CPU Reset for Cortex®-M0 core Only by writing 1 to CPURST (SYS_IPRST0[1])




Figure 6.2-1 System Reset Resources

There are a total of 8 reset sources in the NuMicro® family. In general, CPU reset is used to reset Cortex®-M0 only; the other reset sources will reset Cortex®-M0 and all peripherals. However, there are small differences between each reset source and they are listed in Table 6.2-1.

Reset Sources Register	POR	NRESET	WDT	LVR	BOD	CHIP	MCU	CPU
SYS_RSTSTS	Bit 0 = 1	Bit 1 = 1	Bit 2 = 1	Bit 3 = 1	Bit 4 = 1	Bit 0 = 1	Bit 5 = 1	Bit 7 = 1
CHIPRST (SYS_IPRST0[0])	0x0	-	-	-	-	-	-	-
BODEN (SYS_BODCTL[0])	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	-	Reload from CONFIG0	Reload from CONFIG0	-
BODVL (SYS_BODCTL[3:1])								
BODRSTEN (SYS_BODCTL[4])								
EXTCLKEN (CLK_PWRCTL[1:0])	0x0	0x0	0x0	0x0	0x0	0x0	0x0	-
WDTCKEN (CLK_APBCLK0[0])	0x1	-	0x1	-	-	0x1	-	-
HCLKSEL	0x8	0x8	0x8	0x8	0x8	0x8	0x8	-

(CLK_CLKSEL0[1:0])									
WDTSEL (CLK_CLKSEL1[1:0])	0x3	0x3	-	-	-	-	-	-	-
XLTSTB (CLK_STATUS[0])	0x0	-	-	-	-	-	-	-	-
LIRCSTB (CLK_STATUS[3])	0x0								
HIRCSTB (CLK_STATUS[4])	0x0	-	-	-	-	-	-	-	-
CLKSFALL (CLK_STATUS[7])	0x0	0x0	-	-	-	-	-	-	-
WDT_CTL	0x0700	0x0700	0x0700	0x0700	0x0700	0x0700	-	-	-
WDT_ALTCTL	0x0000	0x0000	0x0000	0x0000	0x0000	0x0000	-	-	-
WWDT_RLDCNT	0x0000	0x0000	0x0000	0x0000	0x0000	0x0000	-	-	-
WWDT_CTL	0x3F0800	0x3F0800	0x3F0800	0x3F0800	0x3F0800	0x3F0800	-	-	-
WWDT_STATUS	0x0000	0x0000	0x0000	0x0000	0x0000	0x0000	-	-	-
WWDT_CNT	0x3F	0x3F	0x3F	0x3F	0x3F	0x3F	-	-	-
BS (FMC_ISPCTL[1])	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	-	-	-
ISPEN (FMC_ISPCTL[16])									
FMC_DFBA	Reload from CONFIG1	Reload from CONFIG1	Reload from CONFIG1	Reload from CONFIG1	Reload from CONFIG1	Reload from CONFIG1	-	-	-
CBS (FMC_ISPSTS[2:1])	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	Reload from CONFIG0	-	-	-
VECMAP (FMC_ISPSTS[20:9])	Reload base on CONFIG0	Reload base on CONFIG0	-	-	-				
Other Peripheral Registers	Reset Value								
FMC Registers	Reset Value								
<ul style="list-style-type: none"> Note: '-' means that the value of register keeps original setting. 									

Table 6.2-1 Reset Value of Registers

6.2.2.1 nRESET Reset

The nRESET reset means to generate a reset signal by pulling low nRESET pin, which is an asynchronous reset input pin and can be used to reset system at any time. When the nRESET voltage is lower than 0.2 V_{DD} and the state keeps longer than 50.6 us (glitch filter), chip will be reset. The nRESET reset will control the chip in reset state until the nRESET voltage rises above

0.7 V_{DD} and the state keeps longer than 50.6 us (glitch filter). The PINRF (SYS_RSTSTS[1]) will be set to 1 if the previous reset source is nRESET reset. Figure 6.2-2 shows the nRESET reset waveform.




Figure 6.2-2 nRESET Reset Waveform

6.2.2.2 Power-On Reset (POR)

The Power-on reset (POR) is used to generate a stable system reset signal and forces the system to be reset when power-on to avoid unexpected behavior of MCU. When applying the power to MCU, the POR module will detect the rising voltage and generate reset signal to system until the voltage is ready for MCU operation. At POR reset, the PORF (SYS_RSTSTS[0]) will be set to 1 to indicate there is a POR reset event. The PORF (SYS_RSTSTS[0]) bit can be cleared by writing 1 to it. Figure 6.2-3 shows the waveform of Power-On reset.




Figure 6.2-3 Power-on Reset (POR) Waveform

6.2.2.3 Low Voltage Reset (LVR)

Low Voltage Reset detects V_{DD} during system operation. When the V_{DD} voltage is lower than V_{LVR} and the state keeps longer than De-glitch time (about $16 \cdot HCLK$ cycles), chip will be reset. The LVR reset will control the chip in reset state until the V_{DD} voltage rises above V_{LVR} and the state keeps longer than De-glitch time. The LVRF (SYS_RSTSTS[3]) will be set to 1 if the previous reset source

is LVR reset. Figure 6.2-4 shows the Low Voltage Reset waveform.




Figure 6.2-4 Low Voltage Reset (LVR) Waveform

6.2.2.4 Brown-out Detector Reset (BOD Reset)

If the Brown-out Detector (BOD) function is enabled by setting the Brown-out Detector Enable Bit BODEN (SYS_BODCTL[0]), Brown-Out Detector function will detect V_{DD} during system operation. When the V_{DD} voltage is lower than V_{BOD} which is decided by BODEN (SYS_BODCTL[0]) and BODVL (SYS_BODCTL[2:1]) and the state keeps longer than De-glitch time (Max(20*HCLK cycles, 1*LIRC cycle)), chip will be reset. The BOD reset will control the chip in reset state until the V_{DD} voltage rises above V_{BOD} and the state keeps longer than De-glitch time. The default value of BODEN, BODVL and BODRSTEN is set by Flash controller user configuration register CBODEN (CONFIG0[11]), CBOV (CONFIG0[15:13]) and CBORST (CONFIG0[12]) respectively. User can determine the initial BOD setting by setting the CONFIG0 register. Figure 6.2-5 shows the Brown-Out Detector waveform.




Figure 6.2-5 Brown-out Detector (BOD) Waveform

6.2.2.5 Watchdog Timer Reset

In most industrial applications, system reliability is very important. To automatically recover the MCU from failure status is one way to improve system reliability. The watchdog timer (WDT) is widely used to check if the system works fine. If the MCU is crashed or out of control, it may cause the watchdog time-out. User may decide to enable system reset during watchdog time-out to recover the system and take action for the system crash/out-of-control after reset.

Software can check if the reset is caused by watchdog time-out to indicate the previous reset is a watchdog reset and handle the failure of MCU after watchdog time-out reset by checking $WDTRF$ ($SYS_RSTSTS[2]$).

6.2.2.6 CPU Reset, CHIP Reset and SYSTEM Reset

The CPU Reset means only Cortex[®]-M0 core is reset and all other peripherals remain the same status after CPU reset. User can set the $CPURST$ ($SYS_IPRST0[1]$) to 1 to assert the CPU Reset signal.

The CHIP Reset is same with Power-On Reset. The CPU and all peripherals are reset and BS ($FMC_ISPCTL[1]$) bit is automatically reloaded from CONFIG setting. User can set the $CHIPRST$ ($SYS_IPRST0[0]$) to 1 to assert the CHIP Reset signal.

The MCU Reset is similar with CHIP Reset. The difference is that BS ($FMC_ISPCTL[1]$) will not be reloaded from CONFIG setting and keep its original software setting for booting from APROM or LDROM. User can set the $SYSRESETREQ$ ($SCS_AIRCR[2]$) to 1 to assert the MCU Reset.

6.2.3 Power Modes and Wake-up Sources

There are several wake-up sources in Idle mode and Power-down mode. Table 6.2-2 lists the available clocks for each power mode.

Power Mode	Normal Mode	Idle Mode	Power-Down Mode
Definition	CPU is in active state	CPU is in sleep state	CPU is in sleep state and all clocks stop except LIRC. SRAM content retained.
Entry Condition	Chip is in normal mode after system reset released	CPU executes WFI instruction.	CPU sets sleep mode enable and power down enable and executes WFI instruction.
Wake-up Sources	N/A	All interrupts	WDT, I ² C, Timer, UART, SPI, ACMP, BOD and GPIO
Available Clocks	All	All except CPU clock	LIRC
After Wake-up	N/A	CPU back to normal mode	CPU back to normal mode

Table 6.2-2 Power Mode Difference Table




Figure 6.2-6 Power Mode State Machine

1. EXT_CLK ON or OFF depends on SW setting in run mode.
2. LIRC (10 kHz OSC) ON or OFF depends on SW setting in run mode.
3. If TIMER clock source is selected as LIRCEXT_CLK and LIRCEXT_CLK is on.
4. If WDT clock source is selected as LIRC and LIRC is on.

	Normal Mode	Idle Mode	Power-Down Mode
EXT_CLK (~24 MHz)	ON	ON	Halt
HIRC (48/60) MHz OSC)	ON	ON	Halt
LIRC (10 kHz OSC)	ON	ON	ON/OFF ²
LDO	ON	ON	ON
CPU	ON	Halt	Halt
HCLK/PCLK	ON	ON	Halt
SRAM retention	ON	ON	ON
FLASH	ON	ON	Halt
GPIO	ON	ON	Halt
TIMER	ON	ON	ON/OFF ³
BPWM	ON	ON	Halt
EPWM	ON	ON	Halt
WDT	ON	ON	ON/OFF ⁴
USCI	ON	ON	Halt
ADC	ON	ON	Halt
ACMP	ON	ON	Halt
ECAP	ON	ON	Halt
HDIV	ON	ON	Halt
OP	ON	ON	Halt

Table 6.2-3 Clocks in Power Modes

Wake-up sources in Power-down mode:

WDT, I²C, Timer, UART, SPI, BOD, ACMP and GPIO

After chip enters power down, the following wake-up sources can wake chip up to normal mode. Table 6.2-4 lists the condition about how to enter Power-down mode again for each peripheral.

*User needs to wait this condition before setting PDEN (CLK_PWRCTL[7]) and execute WFI to enter Power-down mode.

Wake-Up Source	Wake-Up Condition	System Can Enter Power-Down Mode Again Condition*
BOD	Brown-Out Detector Interrupt	After software writes 1 to clear SYS_BODCTL[BODIF].
GPIO	GPIO Interrupt	After software write 1 to clear the Px_INTSRC[n] bit.
TIMER	Timer Interrupt	After software writes 1 to clear TWKF (TIMERx_INTSTS[1]) and TIF (TIMERx_INTSTS[0]).

WDT	WDT Interrupt	After software writes 1 to clear WKF (WDT_CTL[5]) (Write Protect).
USCI UART	Incoming data wake-up	After software writes 1 to clear WKF (UART_WKSTS[0]).
USCI SPI	SS transaction wake-up	After software writes 1 to clear WKF (USPI_WKSTS[0]).
USCI I ² C	Data toggle	After software writes 1 to clear WKF (UI2C_WKSTS[0]).
	Address match	After software writes 1 to clear WKAKDONE (UI2C_PROTSTS[16], then writes 1 to clear WKF (UI2C_WKSTS[0]).
ACMP	Comparator Power-down Wake-Up Interrupt	After software writes 1 to clear ACMPF0 (ACMP_STATUS[0]) and ACMPF1 (ACMP_STATUS[1]).

Table 6.2-4 Condition of Entering Power-down Mode Again

6.2.4 System Power Architecture

In this chip, the power distribution is divided into three segments.

- Analog power from V_{DD} and V_{SS} provides the power for analog components operation.
- Digital power from V_{DD} and V_{SS} supplies power to the I/O pins and internal regulator which provides a fixed 1.5V power for digital operation.
- A built-in capacitor for internal voltage regulator

The output of internal voltage regulator, LDO, does not require an external capacitor and doesn't bond out to external pin. Figure 6.2-7 shows the power distribution of the NM1240 series.





Figure 6.2-7 NuMicro® NM1240 Series Power Architecture Diagram

6.2.5 System Memory Mapping



Tale 6.2-5 Memory Mapping Table

6.2.6 Register Protection

Some of the system control registers need to be protected to avoid inadvertent write and disturb the chip operation. These system control registers are protected after the power on reset till user to disable register protection. For user to program these protected registers, a register protection disable sequence needs to be followed by a special programming. The register protection disable sequence is writing the data “59h”, “16h” “88h” to the register SYS_REGLCTL continuously. Any different data value, different sequence or any other write to other address during these three data writing will abort the whole sequence.

After the protection is disabled, user can check REGLCTL (SYS_REGLCTL [0]), “1” is protection disable, “0” is protection enable. Then user can update the target protected register value and then write any data to SYS_REGLCTL to enable register protection.

The protected registers are listed in Table 6.2-6.

Register	Bit	Description
SYS_IPRST0	[2] GDMARST	GDMA One-shot Reset (Write Protect)
	[1] CPURST	Processor Core One-shot Reset (Write Protect)
	[0] CHIPRST	Chip One-shot Reset (Write Protect)
SYS_BODCTL	[15] LVREN	Low Voltage Reset Enable Control (Write Protect)
	[6] LVRLPM	Low Voltage Reset Low Power Mode (Write Protect)
	[4] BODRSTEN	Brown-out Reset Enable Control (Write Protect)
	[3:1] BODVL	Brown-out Detector Threshold Voltage Selection (Write Protect)
	[0] BODEN	Brown-out Detector Enable Control (Write Protect)
SYS_PORCTL	[15:0] POROFF	Power-on Reset Enable Control (Write Protect)
INT_NMICTL	[8] NMISELEN	NMI Interrupt Enable Control (Write Protected)
CLK_PWRCTL	[7] PDEN	System Power-down Enable Control (Write Protect)
	[5] PDWKIEN	Power-down Mode Wake-up Interrupt Enable Control (Write Protect)
	[4] PDWKDLY	Wake-up Delay Counter Enable Control (Write Protect)
	[3] LIRCEN	LIRC Enable Control (Write Protect)
	[2] HIRCEN	HIRC Enable Control (Write Protect)
	[1:0] EXTCLKEN	XTL Enable Control (Write Protect)
	CLK_APBCLK	[0] WDTCKEN
CLK_CLKSEL0	[4:3] STCLKSEL	Cortex®-M0 SysTick Clock Source Selection (Write Protect)
	[1:0] HCLKSEL	HCLK Clock Source Selection (Write Protect)
CLK_CLKSEL1	[1:0] WDTSEL	Watchdog Timer Clock Source Selection (Write Protect)
FMC_ISPCTL	[6] ISPPFF	ISP Fail Flag (Write Protect)
	[5] LDUEN	LDROM Update Enable Control (Write Protect)
	[4] CFGUEN	CONFIG Update Enable Control (Write Protect)

	[3] APUEN	APROM Update Enable Control (Write Protect)
	[2] SPUEN	SPROM Update Enable Control (Write Protect)
	[1] BS	Boot Select (Write Protect)
	[0] ISPEN	ISP Enable Control (Write Protect)
FMC_ISPTRG	[0] ISPGO	ISP Start Trigger (Write Protect)
FMC_ISPSTS	[6] ISPPF	ISP Fail Flag (Write Protect)
TIMER0_CTL	[31] ICEDEBUG	ICE Debug Mode Acknowledge Disable Control (Write Protect)
TIMER1_CTL	[31] ICEDEBUG	ICE Debug Mode Acknowledge Disable Control (Write Protect)
TIMER2_CTL	[31] ICEDEBUG	ICE Debug Mode Acknowledge Disable Control (Write Protect)
WDT_CTL	[31] ICEDEBUG	ICE Debug Mode Acknowledge Disable Control (Write Protect)
	[7] WDTEN	Watchdog Timer Enable Control (Write Protect)
	[6] INTEN	Watchdog Timer Time-out Interrupt Enable Control (Write Protect)
	[4] WKEN	Watchdog Timer Time-out Wake-up Function Control (Write Protect)
	[1] RSTEN	Watchdog Timer Time-out Reset Enable Control (Write Protect)
	[0] RSTCNT	Reset Watchdog Timer Up Counter (Write Protect)

Table 6.2-6 Protected Registers

6.2.7 Memory Organization

6.2.7.1 Overview

The NuMicro® NM1240 series provides 4G-byte addressing space. The addressing space assigned to each on-chip controllers is shown in Figure 6.2-8. The detailed register definition, addressing space, and programming details will be described in the following sections for each on-chip peripheral. The NM1240 series only supports little-endian data format.

Figure 6.2-8 NuMicro® NM1240 Flash, Security and Configuration Map

6.2.7.2 System Memory Map

The NM1240 series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in Table 6.2-7 Address Space Assignments for On-Chip Modules. The detailed register definition, memory space, and programming will be described in the following sections for each on-chip peripheral. The NM1240 series only supports little-endian data format.

The memory locations assigned to each on-chip controllers are shown in Table 6.2-7 Address Space Assignments for On-Chip Modules..

Address Space	Token	Controllers
Flash and SRAM Memory Space		
0x0000_0000 – 0x0000_FFFF	FLASH_BA	FLASH Memory Space (64KB)
0x0010_0000 – 0x0010_1DFF	LD_BA	Loader Memory Space (7.5 KB)
0x0020_0000 – 0x0020_01FF	SP0_BA	Security Program Memory 0 Space (0.5 KB)
0x0024_0000 – 0x0024_01FF	SP1_BA	Security Program Memory 1 Space (0.5 KB)
0x0028_0000 – 0x0028_01FF	SP2_BA	Security Program Memory 2 Space (0.5 KB)
0x0030_0000 – 0x0030_01FF	CFG_BA	CONFIG Program Memory Space (0.5 KB)
0x2000_0000 – 0x2000_1FFF	SRAM_BA	SRAM Memory Space (8 KB)
AHB Modules Space (0x5000_0000 – 0x501F_FFFF)		
0x5000_0000 – 0x5000_01FF	SYS_BA	System Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO Control Registers
0x5000_8000 – 0x5000_8FFF	GDMA_BA	GDMA Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_4000 – 0x5001_7FFF	HDIV_BA	Hardware Divider and CRC16 Control Register
APB Controllers Space (0x4000_0000 ~ 0x401F_FFFF)		
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers
0x4001_0000 – 0x4001_3FFF	TMR02_BA	Timer0/Timer1/Timer2 Control Registers

0x4004_0000 – 0x4004_3FFF	EPWM_BA	Enhance PWM Control Registers
0x400D_0000 – 0x400D_3FFF	ACMP_BA	Analog Comparator 0 Control Registers
0x400E_0000 – 0x400E_3FFF	ADC_BA	ADC Control Registers
0x400F_0000 – 0x400F_3FFF	OP_BA	OP Amplifier Control Register
0x4014_0000 – 0x4014_3FFF	BPWM_BA	Basic PWM Control Registers
0x4017_0000 – 0x4017_3FFF	USCI1_BA	USCI1 Control Registers
0x401B_0000 – 0x401B_3FFF	ECAP_BA	Enhanced Input Capture Timer Register
0x4027_0000 – 0x4027_3FFF	USCI2_BA	USCI2 Control Registers
System Controllers Space (0xE000_E000 ~ 0xE000_EFFF)		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers

Table 6.2-7 Address Space Assignments for On-Chip Modules

6.2.7.3 SRAM Memory Organization

The NM1240 supports embedded SRAM with total 8 Kbytes size.

- Supports total 8 Kbytes SRAM
- Supports byte / half word / word write
- Supports oversize response error




Figure 6.2-9 SRAM Block Diagram

6.2.8 System Timer (SysTick)

The Cortex®-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit cleared-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

An RTOS tick timer fires at a programmable rate (for example 100Hz) and invokes a SysTick routine.

A high-speed alarm timer uses Core clock.

A variable rate alarm or signal timer – the duration range is dependent on the reference clock used and the dynamic range of the counter.

A simple counter can be used by software to measure task completion time.

An internal Clock Source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

When enabled, the timer will count down from the value in the SysTick Current Value Register (SYST_CVR) to 0, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock edge, and then decrement on subsequent clocks. When the counter transitions to 0, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on read.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to 0 before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the “ARM® Cortex®-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

6.2.8.1 System Timer Control Register Map

R: read only, W: write only, R/W: both read and write, W&C: write 1 to clear

Register	Offset	R/W	Description	Reset Value
SCS Base Address:				
SCS_BA = 0xE000_E000				
SYST_CTL	SCS_BA+0x10	R/W	SysTick Control and Status	0x0000_0004
SYST_RVR	SCS_BA+0x14	R/W	SysTick Reload Value Register	0xFFFF_FFFF
SYST_CVR	SCS_BA+0x18	R/W	SysTick Current Value Register	0xFFFF_FFFF

6.2.8.2 System Timer Control Register Description

SysTick Control and Status (SYST_CTL)

Register	Offset	R/W	Description	Reset Value
SYST_CTL	SCS_BA+0x10	R/W	SysTick Control and Status	0x0000_0004

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							COUNTFLAG
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					CLKSRC	TICKINT	ENABLE

Bits	Description	
[31:17]	Reserved	Reserved.
[16]	COUNTFLAG	<p>System Tick Counter Flag</p> <p>Return 1 If Timer Counted to 0 Since Last Time this Register Was Read</p> <p>0 = COUNTFLAG is cleared on read or by a write to the Current Value register.</p> <p>1 = COUNTFLAG is set by a count transition from 1 to 0.</p>
[15:3]	Reserved	Reserved.
[2]	CLKSRC	<p>System Tick Clock Source Select Bit</p> <p>0 = Clock source is optional, refer to STCLKSEL.</p> <p>1 = Core clock used for SysTick timer.</p>
[1]	TICKINT	<p>System Tick Interrupt Enable Control</p> <p>0 = Counting down to 0 will not cause the SysTick exception to be pended. User can use COUNTFLAG to determine if a count to zero has occurred.</p> <p>1 = Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended.</p>
[0]	ENABLE	<p>System Tick Counter Enable Control</p> <p>0 = System Tick counter Disabled.</p> <p>1 = System Tick counter will operate in a multi-shot manner.</p>

SysTick Reload Value Register (SYST_RVR)

Register	Offset	R/W	Description	Reset Value
SYST_RVR	SCS_BA+0x14	R/W	SysTick Reload Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
RELOAD							
15	14	13	12	11	10	9	8
RELOAD							
7	6	5	4	3	2	1	0
RELOAD							

Bits	Description	
[31:24]	Reserved	Reserved.
[23:0]	RELOAD	System Tick Reload Value Value to load into the Current Value register when the counter reaches 0.

SysTick Current Value Register (SYST_CVR)

Register	Offset	R/W	Description	Reset Value
SYST_CVR	SCS_BA+0x18	R/W	SysTick Current Value Register	0xXXXX_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CURRENT							
15	14	13	12	11	10	9	8
CURRENT							
7	6	5	4	3	2	1	0
CURRENT							

Bits	Description	
[31:24]	Reserved	Reserved.
[23:0]	CURRENT	System Tick Current Value Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0.

6.2.9 Nested Vectored Interrupt Control (NVIC)

6.2.9.1 Overview

The Cortex®-M0 CPU provides an interrupt controller as an integral part of the exception mode, named as “Nested Vectored Interrupt Controller (NVIC)”, which is closely coupled to the processor core and provides following features.

6.2.9.2 Features

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority change
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in “Handler Mode”. This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one’s priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When an interrupt is accepted, the starting address of the Interrupt Service Routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers “PC, PSR, LR, R0~R3, R12” to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports “Tail Chaining” which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports “Late Arrival” which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the “ARM® Cortex®-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling.

6.2.9.3 Exception Model and System Interrupt Map

Table 6.2-8 lists the exception model supported by the NM1240 series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as 0 and the lowest priority is denoted as 3. The default priority of all the user-configurable interrupts is 0. Note that the priority 0 is treated as the fourth priority on the system, after three system exceptions “Reset”, “NMI” and “Hard Fault”.

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 6.2-8 Exception Model

Vector Number	Interrupt Number (Bit In Registers)	Interrupt Name	Interrupt Description
0 ~ 15	-	-	System exceptions
16	0	BOD_OUT	Brown-Out low voltage detected interrupt
17	1	WDTPINT	Watchdog Timer interrupt
18	2	Reserved	Reserved
19	3	USCI1_INT	USCI1 interrupt
20	4	GP_INT	External interrupt from GPA ~ GPF pins
21	5	EPWM_INT	EPWM interrupt
22	6	BRAKE0_INT	EPWM brake interrupt from PWM0 or PWM_BRAKE pin
23	7	BRAKE1_INT	EPWM brake interrupt from PWM1
24	8	BPWM0_INT	BPWM0 interrupt
25	9	BPWM1_INT	BPWM1 interrupt
26	10	Reserved	Reserved
27	11	USCI2_INT	USCI2 interrupt
28	12	Reserved	Reserved
29	13	Reserved	Reserved
30	14	Reserved	Reserved
31	15	ECAP_INT	Enhanced Input Capture interrupt
32	16	CCAP_INT	Continues Input Capture interrupt
33	17	Reserved	Reserved

34	18	Reserved	Reserved
35	19	GDMA_INT0	GDMA_CH0 interrupt
36	20	GDMA_INT1	GDMA_CH1 interrupt
37	21	HIRCTRIM_INT	HIRC TRIM interrupt
38	22	TMR0_INT	Timer 0 interrupt
39	23	TMR1_INT	Timer 1 interrupt
40	24	TMR2_INT	Timer 2 interrupt
41	25	Reserved	Reserved
42	26	ACMP_INT	Analog Comparator 0 or Comparator 1 interrupt
43	27	Reserved	Reserved
44	28	PWRWU_INT	Chip wake-up from Power-down state interrupt
45	29	ADC0_INT	ADC0 interrupt
46	30	ADC1_INT	ADC1 interrupt
47	31	Reserved	Reserved

Table 6.2-9 System Interrupt Map Vector Table

6.2.9.4 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table based address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with the exception handler entry as illustrated in previous section.

Vector Table Word Offset (Bytes)	Description
0x00	Initial Stack Pointer Value
Exception Number * 0x04	Exception Entry Pointer using that Exception Number

Table 6.2-10 Vector Table Format

6.2.9.5 Operation Description

The NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register

respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

6.2.9.6 NVIC Control Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
SCS Base Address:				
SCS_BA = 0xE000_E000				
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-enable Control Register	0x0000_0000
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-enable Control Register	0x0000_0000
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-pending Control Register	0x0000_0000
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-pending Control Register	0x0000_0000
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register	0x0000_0000
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register	0x0000_0000

6.2.9.7 NVIC Control Registers Description

IRQ0 ~ IRQ31 Set-enable Control Register (NVIC_ISER)

Register	Offset	R/W	Description	Reset Value
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
SETENA							
23	22	21	20	19	18	17	16
SETENA							
15	14	13	12	11	10	9	8
SETENA							
7	6	5	4	3	2	1	0
SETENA							

Bits	Description
[31:0]	<p>SETENA</p> <p>Interrupt Enable Register Enable one or more interrupts. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Write operation: 0 = No effect. 1 = Write 1 to enable associated interrupt. Read operation: 0 = Associated interrupt status is Disabled. 1 = Associated interrupt status is Enabled. Read value indicates the current enable status.</p>

IRQ0 ~ IRQ31 Clear-enable Control Register (NVIC_ICER)

Register	Offset	R/W	Description	Reset Value
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24
CLRENA							
23	22	21	20	19	18	17	16
CLRENA							
15	14	13	12	11	10	9	8
CLRENA							
7	6	5	4	3	2	1	0
CLRENA							

Bits	Description
[31:0]	<p>CLRENA</p> <p>Interrupt Disable Register Disable one or more interrupts. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Write operation: 0 = No effect. 1 = Write 1 to disable associated interrupt. Read operation: 0 = Associated interrupt status Disabled. 1 = Associated interrupt status Enabled. Note: Read value indicates the current enable status.</p>

IRQ0 ~ IRQ31 Set-pending Control Register (NVIC_ISPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24
SETPEND							
23	22	21	20	19	18	17	16
SETPEND							
15	14	13	12	11	10	9	8
SETPEND							
7	6	5	4	3	2	1	0
SETPEND							

Bits	Description
[31:0]	<p>SETPEND</p> <p>Set Interrupt Pending Register Write operation: 0 = No effect. 1 = Write 1 to set pending state. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). Read operation: 0 = Associated interrupt in not in pending status. 1 = Associated interrupt is in pending status. Note: Read value indicates the current pending status.</p>

IRQ0 ~ IRQ31 Clear-pending Control Register (NVIC_ICPR)

Register	Offset	R/W	Description	Reset Value
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-pending Control Register	0x0000_0000

31	30	29	28	27	26	25	24
CLRPEND							
23	22	21	20	19	18	17	16
CLRPEND							
15	14	13	12	11	10	9	8
CLRPEND							
7	6	5	4	3	2	1	0
CLRPEND							

Bits	Description
[31:0]	<p>Clear Interrupt Pending Register</p> <p>Write operation: 0 = No effect. 1 = Write 1 to clear pending state. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Read operation: 0 = Associated interrupt in not in pending status. 1 = Associated interrupt is in pending status.</p> <p>Note: Read value indicates the current pending status.</p>

IRQ0 ~ IRQ3 Interrupt Priority Register (NVIC_IPR0)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI3		Reserved					
23	22	21	20	19	18	17	16
PRI2		Reserved					
15	14	13	12	11	10	9	8
PRI1		Reserved					
7	6	5	4	3	2	1	0
PRI0		Reserved					

Bits	Description	
[31:30]	PRI3	Priority of IRQ3 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI2	Priority of IRQ2 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI1	Priority of IRQ1 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI0	Priority of IRQ0 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ4 ~ IRQ7 Interrupt Priority Register (NVIC IPR1)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI7		Reserved					
23	22	21	20	19	18	17	16
PRI6		Reserved					
15	14	13	12	11	10	9	8
PRI5		Reserved					
7	6	5	4	3	2	1	0
PRI4		Reserved					

Bits	Description	
[31:30]	PRI7	Priority of IRQ7 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI6	Priority of IRQ6 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI5	Priority of IRQ5 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI4	Priority of IRQ4 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ8 ~ IRQ11 Interrupt Priority Register (NVIC IPR2)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI11		Reserved					
23	22	21	20	19	18	17	16
PRI10		Reserved					
15	14	13	12	11	10	9	8
PRI9		Reserved					
7	6	5	4	3	2	1	0
PRI8		Reserved					

Bits	Description	
[31:30]	PRI11	Priority of IRQ11 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI10	Priority of IRQ10 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI9	Priority of IRQ9 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI8	Priority of IRQ8 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ12 ~ IRQ15 Interrupt Priority Register (NVIC IPR3)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI15		Reserved					
23	22	21	20	19	18	17	16
PRI14		Reserved					
15	14	13	12	11	10	9	8
PRI13		Reserved					
7	6	5	4	3	2	1	0
PRI12		Reserved					

Bits	Description	
[31:30]	PRI15	Priority of IRQ15 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI14	Priority of IRQ14 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI13	Priority of IRQ13 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI12	Priority of IRQ12 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC IPR4)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI19		Reserved					
23	22	21	20	19	18	17	16
PRI18		Reserved					
15	14	13	12	11	10	9	8
PRI17		Reserved					
7	6	5	4	3	2	1	0
PRI16		Reserved					

Bits	Description	
[31:30]	PRI19	Priority of IRQ19 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI18	Priority of IRQ18 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI17	Priority of IRQ17 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI16	Priority of IRQ16 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ20 ~ IRQ23 Interrupt Priority Register (NVIC IPR5)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI23		Reserved					
23	22	21	20	19	18	17	16
PRI22		Reserved					
15	14	13	12	11	10	9	8
PRI21		Reserved					
7	6	5	4	3	2	1	0
PRI20		Reserved					

Bits	Description	
[31:30]	PRI23	Priority of IRQ23 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI22	Priority of IRQ22 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI21	Priority of IRQ21 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI20	Priority of IRQ20 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ24 ~ IRQ27 Interrupt Priority Register (NVIC IPR6)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI27		Reserved					
23	22	21	20	19	18	17	16
PRI26		Reserved					
15	14	13	12	11	10	9	8
PRI25		Reserved					
7	6	5	4	3	2	1	0
PRI24		Reserved					

Bits	Description	
[31:30]	PRI27	Priority of IRQ27 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI26	Priority of IRQ26 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI25	Priority of IRQ25 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI24	Priority of IRQ24 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ28 ~ IRQ31 Interrupt Priority Register (NVIC IPR7)

Register	Offset	R/W	Description	Reset Value
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register	0x0000_0000

31	30	29	28	27	26	25	24
PRI31		Reserved					
23	22	21	20	19	18	17	16
PRI30		Reserved					
15	14	13	12	11	10	9	8
PRI29		Reserved					
7	6	5	4	3	2	1	0
PRI28		Reserved					

Bits	Description	
[31:30]	PRI31	Priority of IRQ31 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI30	Priority of IRQ30 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI29	Priority of IRQ29 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI28	Priority of IRQ28 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

6.2.9.8 Interrupt Source Control Registers Map

Besides the interrupt control registers associated with the NVIC, the NM1240 series also implements some specific control registers to facilitate the interrupt functions, including "NMI source selection" and "IRQ number identity", which are described below.

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
INT Base Address: INT_BA = 0x5000_0300				
INT_NMICTL	INT_BA+0x80	R/W	NMI Source Interrupt Select Control Register	0x0000_0000
INT_IRQSTS	INT_BA+0x84	R/W	MCU IRQ Number Identity Register	0x0000_0000

6.2.9.9 Interrupt Source Control Register Description

NMI Interrupt Source Select Control Register (INT_NMICTL)

Register	Offset	R/W	Description	Reset Value
INT_NMICTL	INT_BA+0x80	R/W	NMI Source Interrupt Select Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							NMISELEN
7	6	5	4	3	2	1	0
Reserved				NMISEL			

Bits	Description	
[31:9]	Reserved	Reserved.
[8]	NMISELEN	<p>NMI Interrupt Enable Control (Write Protected)</p> <p>0 = NMI interrupt Disabled.</p> <p>1 = NMI interrupt Enabled.</p> <p>Note: This bit is the protected bit, and programming it needs to write 0x59, 0x16, and 0x88 to address 0x5000_0100 to disable register protection. Refer to the register SYS_REGLCTL at address SYS_BA+0x100.</p>
[7:5]	Reserved	Reserved.

Bits	Description	
[4:0]	NMISEL	NMI Interrupt Source Selection The NMI interrupt to Cortex®-M0 can be selected from one of the peripheral interrupt by setting NMTSEL.

MCU Interrupt Request Source Register (INT_IRQSTS)

Register	Offset	R/W	Description	Reset Value
INT_IRQSTS	INT_BA+0x84	R/W	MCU IRQ Number Identity Register	0x0000_0000

31	30	29	28	27	26	25	24
IRQ							
23	22	21	20	19	18	17	16
IRQ							
15	14	13	12	11	10	9	8
IRQ							
7	6	5	4	3	2	1	0
IRQ							

Bits	Description
[31:0]	<p>MCU IRQ Source Register</p> <p>The IRQ collects all the interrupts from the peripherals and generates the synchronous interrupt to Cortex®-M0 core. There is one mode to generate interrupt to Cortex®-M0 - the normal mode.</p> <p>The IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex®-M0.</p> <p>When the IRQ[n] is 0, setting IRQ[n] to 1 will generate an interrupt to Cortex®-M0 NVIC[n].</p> <p>When the IRQ[n] is 1 (i.e. an interrupt is assert), setting 1 to the MCU_bit[n] will clear the interrupt and setting IRQ[n] 0 has no effect.</p>

6.2.10 System Control Registers

Key control and status features of Cortex®-M0 are managed centrally in a System Control Block within the System Control Registers.

For more detailed information, please refer to the “ARM® Cortex®-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

6.2.10.1 System Control Register Memory Map

R: read only, **W:** write only, **R/W:** both read and write

Register	Offset	R/W	Description	Reset Value
SCS Base Address:				
SCS_BA = 0xE000_E000				
SCS_CPUID	SCS_BA+0xD00	R	CPUID Base Register	0x410C_C200
SCS_ICSR	SCS_BA+0xD04	R/W	Interrupt Control State Register	0x0000_0000
SCS_AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000
SCS_SCR	SCS_BA+0xD10	R/W	System Control Register	0x0000_0000
SCS_SHPR2	SCS_BA+0xD1C	R/W	System Handler Priority Register 2	0x0000_0000
SCS_SHPR3	SCS_BA+0xD20	R/W	System Handler Priority Register 3	0x0000_0000

6.2.10.2 System Control Register Description

CPUID Base Register (CPUID)

Register	Offset	R/W	Description	Reset Value
SCS_CPUID	SCS_BA+0xD00	R	CPUID Base Register	0x410C_C200

31	30	29	28	27	26	25	24
IMPLEMENTER							
23	22	21	20	19	18	17	16
Reserved				PART			
15	14	13	12	11	10	9	8
PARTNO							
7	6	5	4	3	2	1	0
PARTNO				REVISION			

Bits	Description	
[31:24]	IMPLEMENTER	Implementer Code Implementer code assigned by ARM (ARM = 0x41).
[23:20]	Reserved	Reserved.
[19:16]	PART	Architecture of the Processor Reads as 0xC for ARMv6-M parts
[15:4]	PARTNO	Part Number of the Processor Reads as 0xC20.
[3:0]	REVISION	Revision Number Reads as 0x0

Interrupt Control State Register (ICSR)

Register	Offset	R/W	Description	Reset Value
SCS_ICSR	SCS_BA+0xD04	R/W	Interrupt Control State Register	0x0000_0000

31	30	29	28	27	26	25	24
NMIPENDSET	Reserved		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	Reserved
23	22	21	20	19	18	17	16
ISRPREEMPT	ISR_PENDING	Reserved	VECTPENDING				
15	14	13	12	11	10	9	8
VECTPENDING				Reserved			VECTACTIVE
7	6	5	4	3	2	1	0
VECTACTIVE							

Bits	Description
[31]	<p>NMIPENDSET</p> <p>NMI Set-pending Bit Write Operation: 0 = No effect. 1 = Changes NMI exception state to pending. Read Operation: 0 = NMI exception not pending. 1 = NMI exception pending. Note: Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.</p>
[30:29]	Reserved.
[28]	<p>PENDSVSET</p> <p>PendSV Set-pending Bit Write Operation: 0 = No effect. 1 = Changes PendSV exception state to pending. Read Operation: 0 = PendSV exception is not pending. 1 = PendSV exception is pending. Note: Writing 1 to this bit is the only way to set the PendSV exception state to pending</p>
[27]	<p>PENDSVCLR</p> <p>PendSV Clear-pending Bit Write Operation: 0 = No effect. 1 = Removes the pending state from the PendSV exception. This bit is write-only. To clear the PENDSV bit, you must "write 0 to PENDSVSET and write 1 to PENDSVCLR" at the same time.</p>
[26]	<p>PENDSTSET</p> <p>SysTick Exception Set-pending Bit</p>

		<p>Write Operation: 0 = No effect. 1 = Changes SysTick exception state to pending.</p> <p>Read Operation: 0 = SysTick exception is not pending. 1 = SysTick exception is pending.</p>
[25]	PENDSTCLR	<p>SysTick Exception Clear-pending Bit</p> <p>Write Operation: 0 = No effect. 1 = Removes the pending state from the SysTick exception.</p> <p>Note: This bit is write-only. When you want to clear PENDST bit, you must “write 0 toPENDSTSET and write 1 to PENDSTCLR” at the same time.</p>
[24]	Reserved	Reserved.
[23]	ISRPREEMPT	<p>Interrupt Preempt Bit(Read Only)</p> <p>If set, a pending exception will be serviced on exit from the debug halt state</p>
[22]	ISRPENDING	<p>Interrupt Pending Flag,Excluding NMI and Faults (Read Only)</p> <p>0 = Interrupt not pending. 1 = Interrupt pending.</p>
[21]	Reserved	Reserved.
[20:12]	VECTPENDING	<p>Exception Number of the Highest Priority Pending Enabled Exception</p> <p>0 = No pending exceptions. Non-zero = Exception number of the highest priority pending enabled exception.</p>
[11:9]	Reserved	Reserved.
[8:0]	VECTACTIVE	<p>Contains the Active Exception Number</p> <p>0 = Thread mode. Non-zero = Exception number of the currently active exception.</p>

Application Interrupt and Reset Control Register (SCS_AIRCR)

Register	Offset	R/W	Description	Reset Value
SCS_AIRCR	SCS_BA+0xD0C	R/W	Application Interrupt and Reset Control Register	0xFA05_0000

31	30	29	28	27	26	25	24
VECTORKEY							
23	22	21	20	19	18	17	16
VECTORKEY							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					SYSRESETR Q	VECTCLRAC TIVE	Reserved

Bits	Description	
[31:16]	VECTORKEY	<p>Register Access Key</p> <p>Write Operation: When writing to this register, the VECTORKEY field need to be set to 0x05FA, otherwise the write operation would be ignored. The VECTORKEY filed is used to prevent accidental write to this register from resetting the system or clearing of the exception status.</p> <p>Read Operation: Read as 0xFA05.</p>
[15:3]	Reserved	Reserved.
[2]	SYSRESETRQ	<p>System Reset Request</p> <p>Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested.</p> <p>The bit is a write only bit and self-clears as part of the reset sequence.</p>
[1]	VECTCLRACTIVE	<p>Exception Active Status Clear Bit</p> <p>Reserved for debug use. When writing to the register, user must write 0 to this bit, otherwise behavior is unpredictable.</p>
[0]	Reserved	Reserved.

System Control Register (SCR)

Register	Offset	R/W	Description	Reset Value
SCS_SCR	SCS_BA+0xD10	R/W	System Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			SEVONPEND	Reserved	SLEEPDEEP	SLEEPONEXIT	Reserved

Bits	Description	
[31:5]	Reserved	Reserved.
[4]	SEVONPEND	<p>Send Event on Pending Bit</p> <p>0 = Only enabled interrupts or events can wake-up the processor, disabled interrupts are excluded.</p> <p>1 = Enabled events and all interrupts, including disabled interrupts, can wake-up the processor.</p> <p>When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE.</p> <p>The processor also wakes up on execution of an SEV instruction or an external event.</p>
[3]	Reserved	Reserved.
[2]	SLEEPDEEP	<p>Processor Deep Sleep and Sleep Mode Selection</p> <p>Controls whether the processor uses sleep or deep sleep as its low power mode:</p> <p>0 = Sleep mode.</p> <p>1 = Deep Sleep mode.</p>
[1]	SLEEPONEXIT	<p>Sleep-on-exit Enable Control</p> <p>This bit indicates sleep-on-exit when returning from Handler mode to Thread mode.</p> <p>0 = Do not sleep when returning to Thread mode.</p> <p>1 = Enter Sleep or Deep Sleep when returning from ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.</p>
[0]	Reserved	Reserved.

System Handler Priority Register 2 (SHPR2)

Register	Offset	R/W	Description	Reset Value
SCS_SHPR2	SCS_BA+0xD1C	R/W	System Handler Priority Register 2	0x0000_0000

31	30	29	28	27	26	25	24
PRI_11		Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bits	Description	
[31:30]	PRI11	Priority of System Handler 11 – SVCall "0" denotes the highest priority and "3" denotes the lowest priority.
[29:0]	Reserved	Reserved.

System Handler Priority Register 3 (SHPR3)

Register	Offset	R/W	Description	Reset Value
SCS_SHPR3	SCS_BA+0xD20	R/W	System Handler Priority Register 3	0x0000_0000

31	30	29	28	27	26	25	24
PRI15		Reserved					
23	22	21	20	19	18	17	16
PRI14		Reserved					
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bits	Description	
[31:30]	PRI15	Priority of System Handler 15 – SysTick "0" denotes the highest priority and "3" denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI14	Priority of System Handler 14 – PendSV "0" denotes the highest priority and "3" denotes the lowest priority.
[21:0]	Reserved	Reserved.

6.3 Clock Controller

6.3.1 Overview

The clock controller generates clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individual clock ON/OFF control, clock source selection and clock divider. The chip enters Power-down mode when the Cortex[®]-M0 core executes the WFI instruction only if the PDEN (CLK_PWRCTL[7]) bit set to 1. After that, chip enters Power-down mode and waits for wake-up interrupt source triggered to exit Power-down mode. In Power-down mode, the clock controller turns off the external clock input (EXT_CLK) and 48(60) MHz internal high speed RC oscillator (HIRC) to reduce the overall system power consumption. Figure 6.3-1 shows the clock generator and the overview of the clock source control.

6.3.2 Clock Diagram




Figure 6.3-1 Clock Generator Global View Diagram

6.3.3 Clock Generator

The clock generator consists of 3 clock sources, which are listed below:

- External clock input (EXT_CLK)
- 48(60) MHz internal high speed RC oscillator (HIRC)
- 10 kHz internal low speed RC oscillator (LIRC)




Figure 6.3-2 Clock Generator Block Diagram

6.3.4 System Clock and SysTick Clock

The system clock has three clock sources which were generated from clock generator block. The clock source switch depends on the register HCLKSEL (CLK_CLKSEL0[1:0]). The block diagram is shown in Figure 6.3-3.




Figure 6.3-3 System Clock Block Diagram

The clock source of SysTick in the Cortex®-M0 core can use CPU clock or external clock (SYST_CTL[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLKSEL (CLK_CLKSEL0[4:3]). The block diagram is shown in Figure 6.3-4.




Figure 6.3-4 SysTick Clock Control Block Diagram

6.3.5 AHB Clock Source Selection

The clock source of ISP is from AHB clock (HCLK). Please refer to register CLK_AHBCLK.




Figure 6.3-5 AHB Clock Source for HCLK

6.3.6 Peripherals Clock Source Selection

The peripheral clock has different clock source switch settings depending on different peripherals. Please refer to the CLK_CLKSEL1 and CLK_APBCLK register description in section 錯誤! 找不到參照來源。

6.3.7 Power-down Mode Clock

When entering Power-down mode, system clocks, some clock sources and some peripheral clocks are disabled. Some clock sources and peripherals clock are still active in Power-down mode.

The clocks still kept active are listed below:

- Clock Generator
- 10 kHz internal low speed oscillator (LIRC) clock
- Peripherals Clock (When 10 kHz low speed oscillator is adopted as clock source)
 - ◆ Watchdog Clock
 - ◆ Timer 0/1/2 Clock

6.3.8 Frequency Divider Output

This device is equipped with a power-of-2 frequency divider which is composed of 16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to the CLKO pin. Therefore there are 16 options of power-of-2 divided clocks with the frequency from $F_{in}/2^1$ to $F_{in}/2^{16}$ where F_{in} is input clock frequency to the clock divider.

The output formula is $F_{out} = F_{in}/2^{(N+1)}$, where F_{in} is the input clock frequency, F_{out} is the clock divider output frequency and N is the 4-bit value in FREQSEL (CLK_CLKOCTL[3:0]).

When writing 1 to CLKOEN (CLK_CLKOCTL[4]), the chained counter starts to count. When writing 0 to CLKOEN (CLK_CLKOCTL[4]), the chained counter continuously runs till the divided clock reaches low state and stay in low state.

if DIV1EN(CLK_CLKOCTL[5]) set to 1, the frequency divider clock will bypass power-of-2 frequency divider. The frequency divider clock will be output to the CLKO pin directly.




Figure 6.3-6 Clock Source of Frequency Divider




Figure 6.3-7 Block Diagram of Frequency Divider

6.4 Flash Memory Controller (FMC)

6.4.1 Overview

The NM1240 series is equipped with 48/64 Kbytes on chip embedded Flash EPROM for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program memory when the chip is soldered on PCB. After chip powered on Cortex®-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, the NM1240 series also provides Data Flash Region, where the Data Flash is shared with original program memory and its start address is configurable and defined by user in Config1. The Data Flash size is defined by user depending on the application request. Security program memory (SPROM) provides user to protect any program code within SPROM.

6.4.2 Features

- Running up to 48(60) MHz with one wait state and 24 MHz without wait state for discontinuous address read access
- 48/64 Kbytes application program memory (APROM)
- 7.5 Kbytes in system programming (ISP) loader program memory (LDROM)
- Programmable Data Flash start address and memory size with 512 bytes page erase unit
- Three 512 bytes security program memory (SPROM)
- In System Program (ISP)/In Application Program (IAP) to update on chip Flash EPROM

- Configurable default I/O mode of all pins after reset by CIOINI (CONFIG0[10]) setting
 - CIOIN = 0, all GPIO pins in Quasi-bidirectional mode after chip reset
 - CIOIN = 1, all GPIO pins in input mode after chip reset
- All GPIO supports the pull-up and pull-low resistor enabled in four I/O modes
- Enabling the pin interrupt function will also enable the wake-up function

6.6 Timer Controller (TIMER)

6.6.1 Overview

The Timer Controller includes three 32-bit timers, TIMER0 ~ TIMER2, allowing user to easily implement a timer control for applications. The timer can perform functions, such as frequency measurement, delay timing, clock generation, and event counting by external input pins, and interval measurement by external capture pins.

6.6.2 Features

- Supports three sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Supports independent clock source for each channel (TMR0/1/2_CLK)
- Supports three timer counting modes: one-shot, periodic, toggle and continuous counting
- Time-out period = (period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit CMPDAT)
- Supports maximum counting cycle time = $(1 / T \text{ MHz}) * (2^8) * (2^{24})$; T is the period of timer clock
- 24-bit up counter value is readable through TIMERx_CNT (Timer Data Register)
- Supports event counting function to count the event from external pin (TM0/1/2)
- Supports internal capture triggered while internal ACMP output signal transition
- Supports chip wake-up from Idle/Power-down mode if a timer interrupt signal is generated

6.7 Enhanced Input Capture Timer (ECAP)

6.7.1 Overview

This device provides an Input Capture Timer/Counter whose capture function can detect the digital edge-changed signal at channel inputs. This unit has three input capture channels. The timer/counter is equipped with up counting, reload and compare-match capabilities.

6.7.2 Features

- Supports the interrupt function
- Each input channel has its own capture counter hold register
- 24-bit Input Capture up-counting timer/counter
- With noise filter in front end of input ports
- Edge detector with three options
 - ◆ Rising edge detection
 - ◆ Falling edge detection
 - ◆ Both edge detection
- Each input channel is supported with one capture counter hold register
- Captured event reset and/or reload capture counter
- Supports compare-match function
-

6.8 Enhanced PWM Generator (EPWM)

6.8.1 Overview

The NM1240 has built in one PWM unit which is specially designed for motor driving control applications. The PWM unit supports six PWM generators which can be configured as six independent PWM outputs, PWM0~PWM5, or as three complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5) with three programmable dead-zone generators.

Every complementary PWM pairs share one clock divider providing nine divided frequencies (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256) for each channel. Each PWM output shares one 16-bit counter for PWM period control, and 16-bit comparators for PWM duty control. The six PWM generators provide fourteen independent PWM interrupt flags which are set by hardware when the corresponding PWM period counter comparison matched period and duty. Each PWM interrupt source with its corresponding enable bit can request PWM interrupt. The PWM generators can be configured as One-shot mode to produce only one PWM cycle signal or Auto-reload mode to output PWM waveform continuously.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period up counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers, the updated value will be loaded into the 16-bit counter/comparator at the end of current period. The double buffering feature avoids glitch at PWM outputs.

Besides PWM, Motor controlling also need Timer, ACMP and ADC to work together. To control motor more precisely, some registers are provided to configure not only PWM but also Timer, ADC and ACMP. By doing so, it can save more CPU time and control motor with ease especially in BLDC.

6.8.2 Features

- Supports one PWM clock timer and one 9 level Divider (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256).
- Supports six independent 16-bit PWM duty control units with maximum six port pins:
 - ◆ Six independent PWM outputs – PWM0, PWM1, PWM2, PWM3, PWM4, and PWM5
 - ◆ Three complementary PWM pairs, with each pin in a pair mutually complement to each other and capable of programmable dead-zone insertion – (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
- Supports group function.
- Supports one-shot (only edge alignment mode) or auto-reload mode PWM
- Supports 16-bit resolution PWM counter
- Supports Edge-aligned and Center-aligned mode
- Supports Programmable dead-zone insertion between complementary paired PWMs
- Supports hardware fault brake protections
 - ◆ Two Interrupt types, BRK0 and BRK1:
 - BRK0 forces EPWM in brake state and resumed by software
 - BRK1 forces EPWM in brake state and auto-resumed by hardware
 - Brake source:
 - ◆ BRK0: ACMP0, ACMP1, EADC and External pins (PWM_BRK_Px)

- ◆ BRK1: ACMP0, ACMP1, EADC and External pins (PWM_BRK_Px).
- The PWM signals before polarity control stage are defined in the view of positive logic. The PWM ports is active high or active low are controlled by polarity control register.
- Supports independently falling CMPDAT matching, central matching (in Center-aligned mode), rising CMPDAT matching (in Center-aligned mode), period matching to trigger EADC conversion
- Supports ACMP output event trigger PWM to force PWM output at most one period low
- Supports interrupt accumulation function

6.9 Basic PWM Generator (BPWM)

6.9.1 Overview

The NM1240 series has one set of BPWM group supporting one set of PWM generator that can be configured as 2 independent PWM outputs, PWM20~PWM21, or as 1 complementary PWM pairs, (PWM20, PWM21) with programmable Dead-zone generators.

The PWM generator has one 8-bit pre-scalar, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM up/down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The PWM generator provides two independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When DTCNT01(BPWM_CTL[4]) is set, PWM20 and PWM21 perform complementarily; the paired PWM timing, period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Refer to [錯誤! 找不到參照來源。](#) for the architecture of Basic PWM Timers.

To prevent PWM driving output pin from glitches, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/ comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with BPWM Counter Register(BPWM_PERIODx, x=0,1) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of the compare register.

6.9.2 Features

- One PWM generator which supports one 8-bit pre-scalar, one clock divider, two PWM timers (down counter), one dead-zone generator and two PWM outputs.
- Up to 16-bit resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Edge-aligned type or Center-aligned type option
- Support synchronous mode with EPWM

6.10 General Direct Memory Access (GDMA)

6.10.1 Overview

The NM1240 supports a two-channel general DMA controller, called the GDMA.

The two-channel GDMA performs the following data transfers without CPU intervention:

- Memory to/from memory or APB device
- Memory to/from USCI TX/RX buffer which supports the hardware trigger

6.10.2 Features

The on-chip GDMA can be started by software. Software can also restart GDMA operation after it has been stopped. The Core can recognize the completion of a GDMA operation either by software polling or by receiving a GDMA interrupt. The GDMA controller can increment and decrement the source address or destination address and perform 8-bit (Byte), 16-bit (Word), or 32-bit (Double-Word) data transfers.

The GDMA includes the following features

- Two channels
- Memory to/from memory or APB device
- Memory to/from USCI TX/RX buffer which supports the hardware trigger
- Compliant with AMBA AHB
- Supports “4-data burst” mode to boost performance

6.11 Watchdog Timer (WDT)

6.11.1 Overview

The Watchdog Timer is used to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, the Watchdog Timer supports the function to wake-up system from Idle/Power-down mode.

6.11.2 Features

- 18-bit free running up counter for Watchdog Timer time-out interval
- Selectable time-out interval ($2^4 \sim 2^{18}$) WDT_CLK cycle and the time-out interval period is 104 ms ~ 26.3168 s if WDT_CLK = 10 kHz
- System kept in reset state for a period of $(1 / \text{WDT_CLK}) * 63$
- Supports Watchdog Timer time-out wake-up function only if WDT clock source is selected as 10 kHz

6.12 USCI – Universal Serial Control Interface Controller

6.12.1 Overview

The Universal Serial Control Interface (USCI) is a flexible interface module covering several serial communication protocols. The user can configure this controller as UART, SPI, or I²C functional protocol.

Note: For detailed USCI UART, I²C and SPI information, please refer to section 6.13, 6.14, and 6.15.

6.12.2 Features

The controller can be individually configured to match the application needs. The following protocols are supported:

- UART
- SPI
- I²C

6.13 USCI – UART Mode

6.13.1 Overview

The asynchronous serial channel UART covers the reception and the transmission of asynchronous data frames. It performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the controller. The receiver and transmitter being independent, frames can start at different points in time for transmission and reception.

The UART controller also provides the LIN function. There is incoming data to wake up the system.

6.13.2 Features

- Supports one transmit buffer and two receive buffer for data payload
- Supports programmable baud-rate generator
- Supports 9-Bit Data Transfer
- Supports LIN function
- Baud rate detection possible by built-in capture event of baud rate generator
- Supports GDMA capability
- Supports Wake-up function

6.14 USCI – SPI Mode

6.14.1 Overview

The SPI protocol of USCI controller applies to synchronous serial data communication and allows full duplex transfer. It supports both master and Slave operation mode with the 4-wire bi-direction interface. SPI mode of USCI controller performs a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. The SPI mode is selected by FUNMODE (USPI_CTL[2:0]) = 0x1.

The SPI protocol can operate as master or Slave mode by setting the SLAVE (USPI_PROTCTL[0]) to communicate with the off-chip SPI Slave or master device. The application block diagrams in master and Slave mode are shown as Figure 6.14-1 and Figure 6.14-2.




Figure 6.14-1 SPI Master Mode Application Block Diagram (x=1)




Figure 6.14-2 SPI Slave Mode Application Block Diagram (x=1)

6.14.2 Features

- Supports Master or Slave mode operation (the maximum frequency -- Master = $f_{PCLK}/2$, Slave < $f_{PCLK}/5$)
- Configurable bit length of a transfer word from 4 to 16-bit
- Supports one transmit buffer and two receive buffers for data payload
- Supports MSB first or LSB first transfer sequence

- Supports Word Suspend function
- Supports GDMA transfer
- Supports 3-wire, no slave select signal, bi-direction interface
- Supports wake-up function by slave select signal in Slave mode

6.15 USCI – I²C Mode

6.15.1 Overview

On I²C bus, data is transferred between a Master and a Slave. Data bits transfer on the SCL and SDA lines are synchronously on a byte-by-byte basis. Each data byte is 8-bit. There is one SCL clock pulse for each data bit with the MSB being transmitted first, and an acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to Figure 6.15-1 for more detailed I²C BUS Timing.




Figure 6.15-1 I²C Bus Timing

The device on-chip I²C provides the serial interface that meets the I²C bus standard mode specification. The I²C port handles byte transfers autonomously. The I²C mode is selected by FUNMODE (UI2C_CTL [2:0]) = 0100B. When this port is enabled, the USCI interfaces to the I²C bus via two pins: SDA and SCL. When I/O pins are used as I²C ports, user must set the pins function to I²C in advance.

Note: A pull-up resistor is needed for I²C operation because the SDA and SCL are set to open-drain pins when USCI is selected to I²C operation mode.

6.15.2 Features

- Full master and slave device capability
- Supports of 7-bit addressing, as well as 10-bit addressing
- Communication in standard mode (100 kBit/s) or in fast mode (up to 400 kBit/s)
- Supports multi-master bus
- Supports 10-bit bus time-out capability
- Supports Power down wake-up by data toggle or address match
- Supports setup/hold time programmable
- Supports GDMA transfer

6.16 Hardware Divider (HDIV)

6.16.1 Overview

The hardware divider (HDIV) is useful to the high performance application. The hardware divider is a signed, integer divider with both quotient and remainder outputs.

6.16.2 Features

- Signed (two's complement) integer calculation
- 32-bit dividend with 16-bit divisor calculation capacity
- 32-bit quotient and 32-bit remainder outputs (16-bit remainder with sign extends to 32-bit)
- Support 3 group of dividends, divisor, quotients and remainders for three times of independent calculation capacity
- Divided by zero warning flag
- 6 HCLK clocks taken for one cycle calculation
- Write divisor to trigger calculation
- Waiting for calculation ready automatically when reading quotient and remainder

6.17 Analog to Digital Converter (ADC)

6.17.1 Overview

The NM1240 contains one 12-bit successive approximation analog-to-digital converter (SAR A/D converter). The ADC has two sample-and-hold (S/H) which can be triggered by software or hardware to sample two analog inputs simultaneously and does conversion in sequence..Each of SH0 and SH1 supports 16 voltage input channels which are from port pins, band-gap, temprature sensor, OP and DAC.

6.17.2 Features

- Analog input voltage range: $0 \sim V_{DD}$.
- 12-bit resolution and 10-bit accuracy guaranteed.
- Up to 16+16 single-end analog input channels.
- Each channel equips one result data register.
- Configurable ADC internal sampling time.

6.18 Analog Comparator and DAC (ACMP/DAC)

6.18.1 Overview

The NM1240 series contains one analog comparator. The comparator output is logic 1 when positive input greater than negative input, otherwise the output is 0. Each comparator can be configured to generate interrupt when the comparator output value changes.

6.18.2 Features

- Analog input voltage range: 0 ~ V_{DD}
- Supports Hysteresis function
- Optional internal reference voltage source for each comparator negative input

6.19 OP Amplifier

6.19.1 Overview

The NM1240 series contains a rail-to-rail OP amplifier (OP1) which can be enabled through the OP1EN bit.

6.19.2 Features

6.19.2.1 OP Features

- Supports analog input voltage range: 0~ V_{DD} .
- Rail-to-rail OP amplifier
- Supports OP1 output as inputs of ADC and ACMP

7 ELECTRICAL CHARACTERISTICS

For information on the NM1240 series electrical characteristics, please refer to NuMicro® NM1240 Series Datasheet.

7.1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
$V_{DD}-V_{SS}$	DC Power Supply	-0.3	+7.0	V
V_{IN}	Input Voltage	$V_{SS}-0.3$	$V_{DD}+0.3$	V
$1/t_{CLCL}$	Oscillator Frequency	-	24	MHz
T_A	Operating Temperature	-40	+105	°C
T_{ST}	Storage Temperature	-55	+150	°C
I_{DD}	Maximum Current into V_{DD}	-	120	mA
I_{SS}	Maximum Current out of V_{SS}	-	120	mA
I_{IO}	Maximum Current sunk by an I/O pin	-	35	mA
	Maximum Current sourced by an I/O pin	-	35	mA
	Maximum Current sunk by total I/O pins	-	300	mA
	Maximum Current sourced by total I/O pins	-	300	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.

7.2 DC Electrical Characteristics

($V_{DD} - V_{SS} = 2.2 \sim 5.5 \text{ V}$, $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions			
V_{DD}	Operation voltage	2.2	-	5.5	V	$V_{DD} = 2.2\text{V} \sim 5.5\text{V}$ up to 48 MHz $V_{DD} = 3.0\text{V} \sim 5.5\text{V}$ up to 60 MHz			
V_{SS}	Power Ground	-0.3	-	-	V				
V_{LDO}	LDO Output Voltage		1.5		V				
V_{BG}	Band-gap Voltage ³	1.21	1.24	1.25	V	$V_{DD} = 2.2\text{V} \sim 5.5\text{V}$, $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$			
I_{DD}	Operating Current Normal Run Mode	-	14.9	-	mA	V_{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	X	60 MHz	V
I_{DD}	HCLK = 60 MHz while(1){}	-	10.3	-	mA	5.5V	X	60 MHz	X
I_{DD}	Executed from Flash	-	14.9	-	mA	3V	X	60 MHz	V
I_{DD}		-	10.3	-	mA	3V	X	60 MHz	X
I_{DD}	Operating Current Normal Run Mode	-	10.4	-	mA	V_{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	X	48 MHz	V
I_{DD}	HCLK = 48 MHz while(1){}	-	7.3	-	mA	5.5V	X	48 MHz	X
I_{DD}	Executed from Flash	-	10.4	-	mA	3V	X	48 MHz	V
I_{DD}		-	7.3	-	mA	3V	X	48 MHz	X
I_{DD}	Operating Current Normal Run Mode	-	5.4	-	mA	V_{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	24 MHz	X	V
I_{DD}	HCLK = 24 MHz while(1){}	-	4.1	-	mA	5.5V	24 MHz	X	X
I_{DD}	Executed from Flash	-	5.4	-	mA	3V	24 MHz	X	V
I_{DD}		-	4.1	-	mA	3V	24 MHz	X	X
I_{DD}	Operating Current Normal Run Mode	-	3.9	-	mA	V_{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	16 MHz	X	V
I_{DD}	HCLK = 16 MHz while(1){}	-	3.0	-	mA	5.5V	16 MHz	X	X
I_{DD}	Executed from Flash	-	3.9	-	mA	3V	16 MHz	X	V
I_{DD}		-	3.9	-	mA	3V	16 MHz	X	V

I _{DD}		-	3.0	-	mA	3V	16 MHz	X	X
I _{DD}	Operating Current Normal Run Mode	-	3.1	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	12 MHz	X	V
I _{DD}	HCLK = 12 MHz while(1){}	-	2.5	-	mA	5.5V	12 MHz	X	X
I _{DD}	Executed from Flash	-	3.1	-	mA	3V	12 MHz	X	V
I _{DD}		-	2.4	-	mA	3V	12 MHz	X	X
I _{DD}	Operating Current Normal Run Mode	-	1.5	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	4 MHz	X	V
I _{DD}	HCLK = 4 MHz while(1){}	-	1.3	-	mA	5.5V	4 MHz	X	X
I _{DD}	Executed from Flash	-	1.4	-	mA	3V	4 MHz	X	V
I _{DD}		-	1.2	-	mA	3V	4 MHz	X	X
I _{DD}	Operating Current Normal Run Mode	-	184	-	μA	V _{DD}	EXT_CLK	LIRC	All Digital Modules
						5.5V	32 KHz	V	V ^[1]
I _{DD}	HCLK = 32 kHz while(1){}	-	182	-	μA	5.5V	32 KHz	V	X
I _{DD}	Executed from Flash	-	164	-	μA	3V	32 KHz	V	V ^[1]
I _{DD}		-	162	-	μA	3V	32 KHz	V	X
I _{DD}	Operating Current Normal Run Mode	-	178	-	μA	V _{DD}	EXT_CLK	LIRC	All Digital Modules
						5.5V	X	10 KHz	V ^[2]
I _{DD}	HCLK = 10 kHz while(1){}	-	178	-	μA	5.5V	X	10 KHz	X
I _{DD}	Executed from Flash	-	158	-	μA	3V	X	10 KHz	V ^[2]
I _{DD}		-	158	-	μA	3V	X	10 KHz	X
I _{IDLE}	Operating Current Idle Mode	-	8.3	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	X	V	V
I _{IDLE}	HCLK= 60 MHz	-	3.6	-	mA	5.5V	X	V	X
I _{IDLE}		-	8.3	-	mA	3V	X	V	V

I _{IDLE}		-	3.6	-	mA	3V	X	V	X
I _{IDLE}	Operating Current	-	5.7	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	X	V	V
I _{IDLE}	Idle Mode HCLK= 48 MHz	-	2.6	-	mA	5.5V	X	V	X
I _{IDLE}		-	5.7	-	mA	3V	X	V	V
I _{IDLE}		-	2.6	-	mA	3V	X	V	X
I _{IDLE}	Operating Current	-	2.9	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	24 MHz	X	V
I _{IDLE}	Idle Mode HCLK = 24 MHz	-	1.6	-	mA	5.5V	24 MHz	X	X
I _{IDLE}		-	2.9	-	mA	3V	24 MHz	X	V
I _{IDLE}		-	1.6	-	mA	3V	24 MHz	X	X
I _{IDLE}	Operating Current	-	2.2	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	V	X	V
I _{IDLE}	Idle Mode HCLK = 16 MHz	-	1.3	-	mA	5.5V	V	X	X
I _{IDLE}		-	2.1	-	mA	3V	V	X	V
I _{IDLE}		-	1.3	-	mA	3V	V	X	X
I _{IDLE}	Operating Current	-	1.8	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	V	X	V
I _{IDLE}	Idle Mode HCLK = 12 MHz	-	1.1	-	mA	5.5V	V	X	X
I _{IDLE}		-	1.7	-	mA	3V	V	X	V
I _{IDLE}		-	1.1	-	mA	3V	V	X	X
I _{IDLE}	Operating Current	-	1.0	-	mA	V _{DD}	EXT_CLK	HIRC	All Digital Modules
						5.5V	V	X	V
I _{IDLE}	Idle Mode HCLK = 4 MHz	-	0.8	-	mA	5.5V	V	X	X
I _{IDLE}		-	1.0	-	mA	3V	V	X	V

I _{IDLE}		-	0.7	-	mA	3V	V	X	X
I _{IDLE}	Operating Current	-	147	-	μA	V _{DD}	EXT_CLK	LIRC	All Digital Modules
						5.5V	X	V	V ^[2]
I _{IDLE}	Idle Mode HCLK = 10 kHz	-	147	-	μA	5.5V	X	V	X
I _{IDLE}		-	127	-	μA	3V	X	V	V ^[2]
I _{IDLE}		-	126	-	μA	3V	X	V	X
I _{PWD}	Standby Current	-	1	-	μA	V _{DD} = 5.5 V, All oscillators and analog blocks turned off.			
I _{PWD}	Power-down Mode (Deep Sleep Mode)	-	0.8	-	μA	V _{DD} = 3 V, All oscillators and analog blocks turned off.			
I _{LK}	Input Leakage Current	-1	-	+1	μA	V _{DD} = 5.5 V, 0 < V _{IN} < V _{DD} Open-drain or input only mode			
V _{IL1}	Input Low Voltage (TTL Input)	0.8	1.42		V	V _{DD} = 5.5 V			
		0.8	1.08			V _{DD} = 3.3 V			
V _{IH1}	Input High Voltage (TTL Input)		1.42	2.0	V	V _{DD} = 5.5 V			
			1.08	2.0		V _{DD} = 3.3 V			
V _{ILS}	Negative-going Threshold (Schmitt Input), nRESET	-	-	0.3V _{DD}	V	-			
V _{IHS}	Positive-going Threshold (Schmitt Input), nRESET	0.7V _{DD}	-	-	V	-			
R _{UP} ^[3]	Internal Pull-up Resistor (PA/PB/PC/PD/PE/PF)		51		kΩ	V _{DD} = 5.0V			
R _{LOW} ^[3]	Internal Pull-low Resistor (PA/PB/PC/PD/PE/PF)		51		kΩ	V _{DD} = 5.0V			
R _{RST}	Internal nRESET Pin Pull-up Resistor	48		148	kΩ	V _{DD} = 2.2 V ~ 5.5V			
V _{ILS}	Negative-going Threshold (Schmitt input)	-	-	0.3V _{DD}	V	-			
V _{IHS}	Positive-going Threshold (Schmitt input)	0.7V _{DD}	-	-	V	-			
I _{IL}	Logic 0 Input Current (Quasi-bidirectional Mode)	-	-63.65		μA	V _{DD} = 5.5 V, V _{IN} = 0V			
I _{TL}	Logic 1 to 0 Transition Current	-	-566.7	-	μA	V _{DD} = 5.5 V			
I _{SR}	Source Current (Quasi-bidirectional Mode)	-	-372	-	μA	V _{DD} = 4.5 V, V _{IN} = 2.4 V			
I _{SR}		-	-76.8	-	μA	V _{DD} = 2.7 V, V _{IN} = 2.2 V			
I _{SR}		-	-37.3	-	μA	V _{DD} = 2.2 V, V _{IN} = 1.8 V			


I_{SR}		-	-19.2	-	mA	$V_{DD} = 4.5\text{ V}, V_{IN} = 2.4\text{ V}$
I_{SR}	Source Current (Push-pull Mode)	-	-4	-	mA	$V_{DD} = 2.7\text{ V}, V_{IN} = 2.2\text{ V}$
I_{SR}		-	-2	-	mA	$V_{DD} = 2.2\text{ V}, V_{IN} = 1.8\text{ V}$
I_{SK}		-	12.8	-	mA	$V_{DD} = 4.5\text{ V}, V_{IN} = 0.4\text{ V}$
I_{SK}		-	8.1	-	mA	$V_{DD} = 2.7\text{ V}, V_{IN} = 0.4\text{ V}$
I_{SK13}	Sink PA/PB/PC/PD Current (Quasi-bidirectional, Open-Drain and Push-pull Mode)	-	6	-	mA	$V_{DD} = 2.2\text{ V}, V_{IN} = 0.4\text{ V}$

Notes:

1. Only enable modules, which support 32 kHz EXT_CLK source
2. Only enable modules, which support 10 kHz LIRC clock source.
3. Guaranteed by design, not test in production.

7.3 AC Electrical Characteristics

7.3.1 External Input Clock



Note: Duty cycle is 50%.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
t _{CHCX}	Clock High Time	10	-	-	ns	-
t _{CLCX}	Clock Low Time	10	-	-	ns	-
t _{CLCH}	Clock Rise Time	2	-	15	ns	-
t _{CHCL}	Clock Fall Time	2	-	15	ns	-

7.3.2 External Clock Input (EXT_CLK) (up to 24MHz)

Symbol	Parameter	Min.	Typ.	Max	Unit	Test Conditions
V _{EXT_CLK}	Operation Voltage	2.2	-	5.5	V	-
T _A	Temperature	-40	-	105	°C	-
F _{EXT_CLK}	Clock Frequency	-	-	24	MHz	-

7.3.3 48/60 MHz Internal High Speed RC Oscillator (HIRC)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V _{HRC}	Supply Voltage	-	1.5	-	V	-
f _{HRC60}	Center Frequency	-	60	-	MHz	-
	Calibrated Internal Oscillator Frequency	-1.0	-	+1.0	%	T _A = 25 °C V _{DD} =4.5 V~ 5.5 V
f _{HRC48}	Center Frequency	-	48	-	MHz	-
	Calibrated Internal Oscillator Frequency	-1.0	-	+1.0	%	T _A = -40°C~105°C V _{DD} =3.0 V~ 5.5 V

		-2.5	-	2.5	%	$T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$ $V_{DD} = 2.2\text{ V} \sim 5.5\text{ V}$
--	--	------	---	-----	---	---

7.3.4 10 kHz Internal Low Speed RC Oscillator (LIRC)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V_{LRC}	Supply Voltage	-	1.5V	-	V	-
f_{LRC}	Center Frequency	-	10	-	kHz	-
	Oscillator Frequency	-5 ^[1]	-	+5 ^[1]	%	$V_{DD} = 2.2\text{ V} \sim 5.5\text{ V}$ $T_A = -40^{\circ}\text{C} \sim +105^{\circ}\text{C}$

Note1: These parameters are characterized but not tested.

7.4 Analog Characteristics


7.4.1 12-bit SAR ADC

($V_{DD} - V_{SS} = 2.5 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
-	Resolution	-	-	12	Bit	-
DNL	Differential Nonlinearity Error	-	2	-	LSB	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
INL	Integral Nonlinearity Error	-	± 2	-	LSB	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
E_O	Offset Error	-	± 1	-	LSB	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
E_G	Gain Error (Transfer Gain)	-	-1	-	LSB	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
E_A	Absolute Error	-	± 3	-	LSB	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
-	Monotonic	Guaranteed			-	-
T_{ACQ}	Acquisition Time (Sample Stage)	N+1			$1/F_{ADC}$	$V_{DD} = 3.0 \sim 5.5 \text{ V}$ N is sampling counter, N=1~1024
		300			ns	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
T_{CONV}	Conversion Time ³		800	1000	ns	$V_{DD} = 3.0 \sim 5.5 \text{ V}$
I_{DDA}	Operation Current (Avg.)	-	1	-	mA	$V_{DD} = 5.5 \text{ V}$
V_{IN}	Analog Input Voltage	0	-	V_{DD}	V	-
C_{IN}	Input Capacitance ²	-	1.6	-	pF	-

Note:

1. ADC voltage reference is same with V_{DD} .
2. It's for sample and hold. The maximum value depends on process variation. Basically, the variation of C_{IN} is less than about 10% of typical value.
3. Guaranteed by design, not test in production. The conversion time is upto auto-completion of analog comparison in ADC IP and the typical value is about 800ns at $V_{DD} = 5V$.




7.4.2 12-bit SAR DAC

($V_{DD} - V_{SS} = 2.5 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
-	Resolution	-	-	12	Bit	-
DNL	Differential Nonlinearity Error	-	± 4	-	LSB	$V_{DD} = 5\text{V}$
INL	Integral Nonlinearity Error	-	± 3	-	LSB	$V_{DD} = 5\text{V}$
E_O	Offset Error	-	3	-	LSB	$V_{DD} = 5\text{V}$
E_G	Gain Error (Transfer Gain)	-	3	-	LSB	$V_{DD} = 5\text{V}$
I_{DDA}	Operation Current (Avg.)	-	100	-	μA	$V_{DD} = 5\text{V}$
V_{out}	Analog output Voltage	0	-	V_{DD}	V	-

Note:

1. DAC voltage reference is the same with V_{DD} .



7.4.3 DAC Output buffer

($V_{DD} - V_{SS} = 2.5 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Parameter	Min	Typ	Max	Unit	Test Condition
Input offset voltage	-	2	5	mV	
Output swing	0.1	-	VDD-0.1	V	
Input common mode range	0.1	-	VDD-0.1	V	
DC gain	-	80	-	dB	
Slew rate	3.0	-	-	V/us	$V_{DD} = 5\text{V}$, $R_{LOAD} = 33\text{K}$, $C_{LOAD} = 50\text{p}$
Output Current		3		mA	$V_{DD} - 0.3 \sim V_{SS} + 0.3$, $V_{DD} = 3 \sim 5\text{V}$
Power consumption		200		uA	$V_{DD} = 5\text{V}$

7.4.4 LDO & Power Management

($V_{DD} - V_{SS} = 2.2 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{LDO}	Output Voltage	1.35	1.5	1.65	V	-

Notes:

It is recommended a $0.1\mu\text{F}$ bypass capacitor is connected between V_{DD} and the closest V_{SS} pin of the device.

7.4.5 Brown-out Detector

($V_{DD} - V_{SS} = 0 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{BOD}	Brown-out Hysteresis	30	100	150	mV	
V_{BOD}	Brown-out Detector	4.15	4.3	4.45	V	BOV_VL [2:0] = 7
		3.85	4.0	4.15	V	BOV_VL [2:0] = 6
		3.55	3.7	3.85	V	BOV_VL [2:0] = 5
		2.85	3.0	3.15	V	BOV_VL [2:0] = 4
		2.55	2.7	2.85	V	BOV_VL [2:0] = 3
		2.3	2.4	2.5	V	BOV_VL [2:0] = 2
		2.1	2.2	2.3	V	BOV_VL [2:0] = 1
		1.9	2.0	2.1	V	BOV_VL [2:0] = 0

7.4.6 Power-on Reset

($V_{DD} - V_{SS} = 0 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{POR}	Threshold Voltage	1.60	1.75	1.90	V	-
V_{LVRLPM}	Threshold Voltage(Low Power)	1.3	1.6	2.1	V	-

7.4.7 LVR Reset

($V_{DD} - V_{SS} = 0 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{LVR}	Threshold Voltage(high→low)	1.7	1.9	2.1	V	-
V_{LVRHYS}	Hysteresis Voltage	-	-	100	mV	

7.4.8 Comparator

($V_{DD} - V_{SS} = 2.2 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{OFF}	Input Offset Voltage		± 10		mV	-
V_{SW}	Output Swing	0	-	V_{DD}	V	-
V_{COM}	Input Common Mode Range	0.1	-	$V_{DD} - 0.1$	V	-
-	DC Gain ⁽¹⁾	-	60	-	dB	-
T_{PGD}	Propagation Delay	-	200	-	ns	
V_{HYS}	Hysteresis	10	20	30	mV	ACMPHYSEN = 01
V_{HYS}	Hysteresis	60	90	120	mV	ACMPHYSEN = 10
V_{HYS}	Hysteresis	95	150	200	mV	ACMPHYSEN = 11
T_{STB}	Stable time	-	1.06	-	μs	

Notes:

Guaranteed by design, not test in production.

7.4.9 OP Amplifier

($V_{DD} - V_{SS} = 2.2 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Parameter	Min	Typ	Max	Unit	Test Condition
Input offset voltage	-	2	5	mV	
Output swing	0.1	-	$V_{DD} - 0.1$	V	
Input common mode range	0.1	-	$V_{DD} - 0.1$	V	
DC gain	-	80	-	dB	
PSRR+	-	90	-	dB	$V_{DD} = 5\text{V}$
CMRR	-	90	-	dB	$V_{DD} = 5\text{V}$
Slew rate	6.0	-	-	V/us	$V_{DD} = 5\text{V}$, $R_{LOAD} = 33\text{K}$, $C_{LOAD} = 50\text{p}$
Wake up time	-	-	1	us	
Maximum output voltage swing from rail		20		mV	$V_{DD} = 5.5$, $R_L = 10\text{K}$
		100		mV	$V_{DD} = 5.5$, $R_L = 2\text{K}$
Open-loop output implement		200		ohm	$V_{DD} = 5$, $f = 10\text{MHz}$
Close-loop output implement		95		ohm	$V_{DD} = 5$, $f = 10\text{MHz}$

7.4.10 Temperature Sensor

($V_{DD} - V_{SS} = 2.2 \sim 5.5 \text{ V}$, $T_A = -40 \sim 105^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
TA	Temperature	-40	-	105	°C	
-	Gain ¹ ,	-	-1.81	-	mV/°C	
-	Offset ^{1,2}	-	715	-	mV	TA = 0 °C

Note:

1. The temperature sensor formula for the output voltage (Vtemp) is list as below equation.

$$V_{temp} \text{ (mV)} = \text{Gain (mV/}^\circ\text{C)} \times \text{Temperature (}^\circ\text{C)} + \text{Offset (mV)}$$
2. The Gain and Offset may have some drift for different chips. Register SYS_TSOFFSET is a reference data measured by ADC in factory test.

7.4.11 ESD Characteristics

Symbol	Ratings	Condition	Package	Maximum Value	Unit
V _{ESD}	Electrostatic discharge (Human body mode)	TA = + 25 °C	LQFP 48	8000	V
	Electrostatic discharge (Charged Device mode)			500	V

7.4.12 EFT Characteristics

Symbol	Condition	Package	Pass Level	Unit
	F _{sys}			
	HIRC	LQFP 48	+/- 4000	V

7.5 Flash DC Electrical Characteristics


Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V _{FLA} ^[2]	Supply Voltage	1.35	1.5	1.65	V	
N _{ENDUR}	Endurance	20,000	-	-	cycles ^[1]	
T _{RET}	Data Retention	10	-	-	year	T _A =85°C
T _{ERASE}	Sector Erase Time	-	-	5	ms	
T _{PROG}	Program Time	-	5	6.5	us	Per Byte
I _{DD1}	Read Current	-	4	5.5	mA	@50MHz
I _{DD2}	Program Current	-	-	3.5	mA	
I _{DD3}	Erase Current	-	-	2	mA	

Notes:


1. Number of program/erase cycles.
2. V_{FLA} is source from chip LDO output voltage.
Guaranteed by design, not test in production.

8 PACKAGE DIMENSIONS


8.1 48-Pin LQFP (7mm x 7mm)



8.2 48-Pin QFN (7mm x 7mm)



8.3 33-pin QFN33 (4 mm x 4 mm)



9 REVISION HISTORY

Date	Revision	Description
2020.06.30	0.1	Preliminary version
2020.07.22	0.1	Add a note "To be defined by the final test" in 7.4.1 Modify LQFP-48 pin1 as NC
2020.09.03	0.1	1. Modify GDMA in Features 2. Modify the Selection Guide 3. Modify the Electrical Characteristics
2020.09.28	0.1	1. Correct the 1000ns to 800ns in the note of section 7.4.1 12-bit SAR ADC
2020.12.08	0.1	1. Remove the parts of NM1243 series 2. Correct the typo from 16.8uS to 50.6uS in Figure 6.2-1 System Reset Resources 3. Update the Figure 6.2-4 Low Voltage Reset (LVR) Waveform
2021.03.10	0.1	1. Modify the ADC block diagram
2021.12.02	0.1	1. Update the ESD and EFT characteristics
2022.01.21	0.1	1. Update the section of 4.3.1 NM1240 Series Pin Description Overview
2022.07.06	0.1	1. Remove "two receive buffer" from I2C feature list
2022.07.21	0.2	1. Remove the "Preliminary" from the document 2. Update the version to Rev.0.2.
2022.09.12	0.2	1. Modify the table content in 4.3.1 NM1240 Series Pin Description Overview 2. Modify the V _{BG} Typical value in Chapter 7.2.
2022.11.08	0.2	1. Add compliance statement of International Environmental Regulations.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*