

n-channel JFETs designed for . . .



E111A E112A E113A

Performance Curves NC
See Section 4

- Analog Switches
- Choppers
- Commutators


BENEFITS

- Low Insertion Loss
 $r_{DS(on)} < 30 \Omega$ (E111A)
- High Off-Isolation
 $I_{D(off)} < 200 \text{ pA}$
- No Error or Offset Voltages Generated by Closed Switch
Purely Resistive

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	50 mA
Drain Current	400 mA
Total Device Dissipation (25°C Free Air Temperature)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55 to +125°C
Operating Temperature Range	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

TO-106
See Section 5



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

	Characteristic	E111A		E112A		E113A		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
S T A	I_{GSS} Gate Reverse Current (Note 1)		-200		-200		-200	pA	$V_{DS} = 0, V_{GS} = -15 \text{ V}$
	$V_{GS(off)}$ Gate-Source Cutoff Voltage	-5	-10	-2	-7	-1	-5	V	$V_{DS} = 5 \text{ V}, I_D = 1 \mu\text{A}$
	BV_{GSS} Gate-Source Breakdown Voltage	-40		-40		-40			$V_{DS} = 0, I_G = -1 \mu\text{A}$
T I C	I_{DSS} Saturation Drain Current (Note 2)	30		15		8		mA	$V_{DS} = 15 \text{ V}, V_{GS} = 0$
	$I_{D(off)}$ Drain Cutoff Current (Note 1)		200		200		200	pA	$V_{DS} = 5 \text{ V}, V_{GS} = -10 \text{ V}$
D Y	$r_{DS(on)}$ Drain Source ON Resistance		30		50		80	Ω	$V_{DS} \leq 0.1 \text{ V}, V_{GS} = 0$
	$C_{dg(off)}$ Drain Gate OFF Capacitance		5		5		5	pF	$V_{DS} = 0, V_{GS} = -10 \text{ V}$ $f = 1 \text{ MHz}$
$C_{sg(off)}$ Source-Gate OFF Capacitance		5		5		5			
N	$C_{dg(on)} + C_{sg(on)}$ Drain Gate Plus Source Gate ON Capacitance		28		28		28		

NOTES:

1. Approximately doubles for every 10°C increase in T_A .
2. Pulse test duration = 300 μs ; duty cycle $\leq 3\%$.

NC

3