

Datasheet

MM32L0xx

32-Bit Micro controller based on ARM[®] Cortex[®] M0

Version: 2.20_n

Content

1	General Introduction	1
1.1	Introduction	1
1.2	Product Characteristics	1
2	Specification	3
2.1	Device contrast	3
2.2	Summary	5
2.2.1	ARM® Cortex®-M0 and SRAM	5
2.2.2	Memory	5
2.2.3	SRAM	6
2.2.4	Clocks and startup	6
2.2.5	Nested vectored interrupt controller (NVIC)	6
2.2.6	Extended interrupt/event controller (EXTI)	6
2.2.7	Boot modes	6
2.2.8	Power supply schemes	7
2.2.9	Power supply supervisors	7
2.2.10	Voltage regulator	7
2.2.11	Low-power modes	7
2.2.12	Direct memory access controller (DMA)	8
2.2.13	Backup register (BKP)	8
2.2.14	Timers and watchdogs	8
2.2.15	Universal asynchronous receiver/transmitter (UART)	11
2.2.16	I2C interface	11
2.2.17	Serial peripheral interface (SPI)	11
2.2.18	Universal serial bus (USB)	11
2.2.19	Controller area network (CAN)	11
2.2.20	General-purpose inputs/outputs (GPIO)	11
2.2.21	Analog-to-digital converter (ADC)	11
2.2.22	Temperature sensor	12
2.2.23	Serial single line SWD debug port (SW-DP)	12
2.2.24	Comparator (COMP)	12
3	Pin definition	15
4	Memory mapping	23
5	Electrical characteristics	25
5.1	Test condition	25
5.1.1	Minimum and maximum	25
5.1.2	Typical value	25
5.1.3	Typical curve	25
5.1.4	Load capacitor	25
5.1.5	Pin input voltage	25
5.1.6	Power scheme	26
5.1.7	Current consumption measurement	26

5.2	Absolute maximum rating	27
5.3	Operating conditions	28
5.3.1	General operating conditions	28
5.3.2	Operating conditions at power-up/power-down	29
5.3.3	Embedded reset and power control block characteristics	29
5.3.4	Supply current characteristics	30
5.3.5	External clock source characteristics	32
5.3.6	Internal clock source characteristics	35
5.3.7	PLL characteristics	36
5.3.8	Memory characteristics	37
5.3.9	EMC characteristics	37
5.3.10	Absolute Maximum (Electrical Sensitivity)	38
5.3.11	I/O port characteristics	39
5.3.12	NRST pin characteristics	43
5.3.13	Timer characteristics	44
5.3.14	Communication interfaces	45
5.3.15	CAN (controller area network) interface	51
5.3.16	12-bit ADC characteristics	52
5.3.17	Temperature sensor characteristics	55
5.3.18	Comparator characteristics	55
6	Package information	57
6.1	Packaging LQFP48	57
6.2	LQFP32 Package information	59
6.3	Packaging QFN32	61
7	Ordering information	63
8	Revision history	64

List of Figures

1	Block diagram	13
2	Clock tree	14
3	LQFP48 packet pinout	15
4	LQFP32 packet pinout	16
5	QFN32 packet pinout	17
6	Load condition of the pin	25
7	Pin input voltage	26
8	Power scheme	26
9	Current consumption measurement scheme	27
10	High-speed external clock source AC timing diagram	33
11	Typical application with an 8 MHz crystal	35
12	I/O AC characteristics	43
13	Recommended NRST pin protection	44
14	I2C bus AC waveform and measurement circuit ⁽¹⁾	46
15	SPI timing diagram-slave mode and CPHA = 0	48
16	SPI timing diagram-slave mode and CPHA = 1 ⁽¹⁾	49
17	SPI timing diagram-master mode ⁽¹⁾	50
18	USB timing diagram: definition of data signal rise and fall time	51
19	Typical connection diagram using the ADC	54
20	Power supply and reference power supply decoupling circuit	55
21	LQFP48 - 48-pin low-profile quad square flat package	57
22	LQFP32 - 32-pin low-profile quad flat package outline	59
23	QFN32 - 32-pin quad flat no-leads package outline	61
24	Ordering information scheme	63

List of Tables

1	MM32L05x device features and peripheral counts	3
2	MM32L06x device features and peripheral counts	4
3	MM32L07x device features and peripheral counts	5
4	Timer feature comparison	8
5	Pin definitions	17
6	Alternate function port A	21
7	Alternate function port B	22
8	Alternate function port D	22
9	Memory mapping	23
10	Voltage characteristics	27
11	Current characteristics	28
12	General operating conditions	28
13	Operating conditions at power-up/power-down	29
14	Embedded reset and power control block characteristics	29
15	Typical and maximum current consumption in stop and standby modes ⁽²⁾	30
16	Typical current consumption in Run mode, code executing from Flash	31
17	Typical current consumption in sleep mode, code executing from Flash or RAM	31
18	On-chip peripheral current consumption ⁽¹⁾	32
19	High-speed external user clock characteristics	33
20	HSE oscillator characteristics ⁽¹⁾⁽²⁾	34
21	HSI oscillator characteristics ⁽¹⁾⁽²⁾	35
22	LSI oscillator characteristics ⁽¹⁾	35
23	Low-power mode wakeup timings	36
24	PLL characteristics ⁽¹⁾	36
25	Flash memory characteristics	37
26	Flash memory endurance and data retention ⁽¹⁾⁽²⁾	37
27	EMS characteristics	38
28	ESD characteristics	39
29	I/O static characteristics	39
30	Output voltage characteristics	40
31	I/O AC characteristics ⁽¹⁾	41
32	NRST pin characteristics	43
33	TIMx ⁽¹⁾ characteristics	44
34	I2C characteristics	45
35	SPI characteristics ⁽¹⁾	46
36	USB DC electrical characteristics	50
37	USB Full-speed electrical characteristics ⁽¹⁾	51
38	ADC characteristics	52
39	Maximum R_{AIN} at $f_{ADC} = 15\text{MHz}$ ⁽¹⁾	53
40	ADC Accuracy - Limit Test Conditions ⁽¹⁾⁽²⁾	53
41	Temperature sensor characteristics ⁽³⁾⁽⁴⁾	55
42	Comparator characteristics	55

43	LQFP48, 48- pin low-profile square flat package	58
44	LQFP32 mechanical data	59
45	QFN32 size description	61
46	Document revision history	64

1

General Introduction

General Introduction

1.1 Introduction

The highest operating frequency is up to 48MHz, with built-in high-speed memory, a rich set of enhanced I/O ports and peripherals connected to the external bus. This product contains

1 x 12-bit ADC, 2 Comparators, 1 x general purpose 16-bit timer, 1 x general purpose 32-bit timer, 3 x Basic timers, 1 x Advanced 16-bit timer, and standard communication interfaces device: 1 x I2C, 2 x SPIs, 1 x USB, 1 x CAN, and 2 x UARTs.

The device works between 2.0V to 5.5V range. The regular temperature for the device is -40°C to +85°C and -40°C to +105°C extended temperature range are also available. A comprehensive set of power-saving mode allows the design of low-power applications.

The devices are available in 3 different packages: LQFP48, LQFP32 and QFN32. Depending on the device chosen, different sets of peripherals are included.

The abundant peripheral configurations enable the device to fit wide range of applications in difference industries, Few examples are as follows:

- Motor drive and application control
- Healthcare and fitness equipment
- PC peripherals, gaming, GPS equipment
- Industrial Applications: Programmable Controllers (PLCs), Inverters, Printers and Scanners
- Alarm system, wired and wireless sensors, video intercom

1.2 Product Characteristics

- Kernel and system
 - 32-bit ARM® Cortex®-M0 processor as the kernel
 - Maximum operating frequency is up to 48MHz
- Memory
 - 128K Bytes of Flash memory
 - 8K Bytes of SRAM
 - Boot loader support Chip Flash and ISP (In-System Programming)
- Clock, reset and power management
 - 2.0V to 5.5V application supply

- Power-on/Power-down reset (POR/PDR), Programmable voltage detector (PVD)
- External 2 ~ 24MHz high speed crystal oscillator
- Embedded factory-tuned 48MHz high speed oscillator
- Embedded 40KHz low speed oscillator
- PLL supports CPU running at 48MHz
- Low-power
 - Sleep, Stop and Standby modes
- 1 x 12-bit ADC, 1 μ S A/D converters (up to 10 channels)
 - Conversion range: 0 to V_{DDA}
 - Support sampling time and resolution configuration
 - On-chip temperature sensor
- 2 x Comparators
- 5 x DMA controller
 - Supported peripherals: Timer, UART, I2C, SPI, ADC and AES
- Up to 39 fast I/Os:
 - All mappable on 16 external interrupt vectors
 - Almost all can work on 5V
- Debug mode
 - Serial wire debug (SWD)
- Up to 9 timers
 - 1 x 16-bit 4-channel advanced-control timer for 4 channels PWM output, with deadtime generation and emergency stop
 - 1 x 16-bit timer and 1 32-bit timer, with up to 4 IC/OC, usable for IR control decoding
 - 2 x 16-bit timer, with 1 IC/OC, 1 OCN, deadtime generation and emergency stop and modulator gate for IR control
 - 1 x 16-bit timer, with 1 IC/OC
 - 2 x watchdog timers (independent and window type)
 - SysTick timer: 24-bit downcounter
- Up to 7 Communication interfaces
 - 2 x UARTs
 - 1 x I2C
 - 2 x SPIs
 - 1 x CAN
 - 1 x USB
- 96-bit unique ID (UID)
- Packages LQFP48, LQFP32 and QFN32

For more information about the complete product, refer to Section 2.2 of the data sheet. The relevant information about the Cortex[®]-M0, please refer to Cortex[®]-M0 technical reference manual.

2

Specification

Specification

2.1 Device contrast

Table 1. MM32L05x device features and peripheral counts

Device		MM32L050/51/52PF	MM32L050/51/52PT	MM32L050/51/52NT	MM32L050/51TW
Peripheral					
Flash memory -K Bytes		32	32	32	32
SRAM -K Bytes		4	4	4	4
Timers	General purpose (16 bit)	5	5	5	5
	Advanced control	1	1	1	1
Common interfaces	UART	2	2	2	1
	I2C	1	1	1	1
	SPI	2	1	1	1
	USB	0/0/1	0/0/1	0/0/1	0/0
GPIOs		39	25	27	16
12-bit ADC (number of channels)		0/1/1 10 channels			0/1 9 channels
Comparators		2			
Max CPU frequency		48 MHz			
AES		YES			
Operating voltage		2.0V ~ 5.5V			
Packages		LQFP48	LQFP32	QFN32	TSSOP20

Table 2. MM32L06x device features and peripheral counts

Device		MM32L061/62PF	MM32L061/62PT	MM32L061/62NT	MM32L061/62TW
Peripheral					
Flash memory -K Bytes		64	64	64	64
SRAM -K Bytes		8	8	8	8
Timers	General purpose (16 bit)	4	4	4	4
	General purpose (32 bit)	1	1	1	1
	Advanced control	1	1	1	1
Common interfaces	UART	2	2	2	1
	I2C	1	1	1	1
	SPI	2	1	1	1
	USB	0/1	0/1	0/1	0/1
GPIOs		39	25	27	16
12-bit ADC (number of channels)		1 10 channels			1 9 channels
Comparators		2			
Max CPU frequency		48 MHz			
AES		YES			
Operating voltage		2.0V ~ 5.5V			
Packages		LQFP48	LQFP32	QFN32	TSSOP20

Table 3. MM32L07x device features and peripheral counts

Device		MM32L072/73PF	MM32L072/73PT	MM32L072/73NT	MM32L072/73TW
Peripheral					
Flash memory -K Bytes		128	128	128	128
SRAM -K Bytes		8	8	8	8
Timers	General purpose (16 bit)	4	4	4	4
	General purpose (32 bit)	1	1	1	1
	Advanced control	1	1	1	1
Common interfaces	UART	2	2	2	1
	I2C	1	1	1	1
	SPI	2	1	1	1
	USB	1	1	1	1
	CAN	0/1	0/1	0/1	0/1
GPIOs		39	25	27	16
12-bit ADC (number of channels)		1 10 channels			1 9 channels
Comparators		2			
Max CPU frequency		48 MHz			
AES		YES			
Operating voltage		2.0V ~ 5.5V			
Packages		LQFP48	LQFP32	QFN32	TSSOP20

2.2 Summary

2.2.1 ARM® Cortex®-M0 and SRAM

The ARM® Cortex®-M0 is a generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The devices have embedded ARM core and are compatible with all ARM tools and software.

2.2.2 Memory

128K Bytes of embedded Flash memory.

2.2.3 SRAM

8K Bytes of embedded SRAM.

2.2.4 Clocks and startup

When the system is powered up, the default clock is from PLL with the resource from HSE 48 MHz oscillator. An external 2 ~ 24 MHz clock can also be configured to monitor the system during power up phases.

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48MHz. Refer to figure 2 for the clock drive block diagram.

2.2.5 Nested vectored interrupt controller (NVIC)

The device embeds a nested vectored interrupt controller and is able to handle up to 68 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M0) with 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.2.6 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of many edge detector lines are used to generate interrupt/event requests for waking up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal APB2 clock period. All GPIOs can be connected to the 16 external interrupt lines.

2.2.7 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- Boot from User Flash memory
- Boot from System Memory

- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using UART1.

2.2.8 Power supply schemes

- $V_{DD} = 2.0V \sim 5.5V$: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- $V_{SSA}, V_{DDA} = 2.0V \sim 5.5V$ external analog power supply for reset blocks, oscillators and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} .

2.2.9 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 1.8V. The device remains in reset mode when the monitored supply voltage is below a specified threshold $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when VDD drops below the V_{PVD} threshold and/or when VDD is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.2.10 Voltage regulator

The voltage regulator converts the external voltage to the internal digital logic and it is always enabled after reset.

2.2.11 Low-power modes

The device support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources.

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. the HSI and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

Standby mode

Standby mode achieves the lowest power consumption of the system. This mode turns

off the voltage regulator in CPU deep sleep mode. The entire 1.5V power supply area is powered down. PLL, HSI and HSE oscillators are also powered down. SRAM and register contents are missing. Only the backup registers and standby circuits remain powered.

2.2.12 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: UART, I2C, SPI, AES, ADC, USB, general-purpose, basic and advanced-control timers TIMx.

2.2.13 Backup register (BKP)

The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are still powered by V_{BAT} . They are also not reset when the system is woken up in standby mode, or when the system is reset or power is reset.

2.2.14 Timers and watchdogs

Medium capacity device include 1 advanced control, 5 general-purpose timers, 2 watchdog timers and 1 SysTick timer.

The following table compares the features of the different timers:

Table 4. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/-compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	Yes
General purpose	TIM2	32-bit	Up, down, up/down	integer from 1 to $2^{32} - 1$	Yes	4	No
	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/-compare channels	Complementary outputs
Basic	TIM14	16-bit	Up	integer from 1 to 65536	Yes	1	No
	TIM16 / TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	Yes

Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0 ~ 100%).

In debug mode, the counter can be frozen and the PWM output is disabled to cut off the switches controlled by these outputs.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are 5 synchronizable general-purpose timers (TIM2、TIM3).

General-purpose timers 32-bit

The timer is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

General-purpose timers 16-bit

TIM3

The timer is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The

feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

The timer can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output. Their counter can be frozen in debug mode.

TIM16/TIM17

Every timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. They each have a single channel for input capture/output compare, PWM or one-pulse mode output. TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation. Their counters can be frozen in debug mode.

Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 KHz internal oscillator and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.2.15 Universal asynchronous receiver/transmitter (UART)

UART provides hardware management of the CTS, RTS.

CSupport LIN master-slave function.

All UART interface can be served by the DMA controller.

2.2.16 I2C interface

The I2C interface can operate in multimaster or slave modes. It can support Standard mode, and Fast Mode.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask).

2.2.17 Serial peripheral interface (SPI)

The SPI interface, in slave or master mode, can be configured to 1 ~ 32 bits per frame.

All SPI interface can be served by the DMA controller.

2.2.18 Universal serial bus (USB)

The microcontroller embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

2.2.19 Controller area network (CAN)

The CAN is compliant with specifications 2.0 A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

2.2.20 General-purpose inputs/outputs (GPIO)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.2.21 Analog-to-digital converter (ADC)

The one 12-bit analog-to-digital converters is embedded into microcontrollers and the ADC shares up to 10 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

The analog watchdog function allows very precise monitoring of all the way, multiple or all selected channels, and an interruption occurs when the monitored signal exceeds the preset threshold. The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger to allow the application to synchronize A/D conversion and timers.

2.2.22 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The temperature sensor is internally connected to the input channel which is used to convert the sensor output voltage into a digital value.

2.2.23 Serial single line SWD debug port (SW-DP)

Built-in ARM two-wire serial debug port (SW-DP).

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

2.2.24 Comparator (COMP)

The devices embed 2 general purpose comparators. that can be used either as standalone devices (all terminal are available on I/Os) or combined with the timers. The comparators can be used for a variety of functions including:

- Wake-up from low-power mode triggered by an analog signal,
- Analog signal conditioning,
- Cycle-by-cycle current control loop when combined with the PWM output from a timer.

- Rail-to-rail comparators
- Each comparator has positive and configurable negative inputs used for flexible voltage
- Selection:
 - Reusable I/O pins
 - Internal comparison voltage CRV selects the voltage divider value of AVDD or internal reference voltage
- Programmable hysteresis
- Programmable speed/consumption
- The outputs can be redirected to an I/O or to timer inputs for triggering:
 - Capture events
 - OCref_clr events (for cycle-by-cycle current control)
 - Break events for fast PWM shutdowns




Figure 1. Block diagram




Figure 2. Clock tree

3

Pin definition

Pin definition




Figure 3. LQFP48 packet pinout




Figure 4. LQFP32 packet pinout




Figure 5. QFN32 packet pinout

Table 5. Pin definitions

Pin number				Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 48	LQFP 32	QFN 32	TSSOP 20						
1	-	-	-	NC	S	-	NC	-	-
2	-	-	-	PC13	I/O	FT	PC13	-	-
3	-	-	-	PC14	I/O	FT	PC14	-	-
4	-	-	-	PC15	I/O	FT	PC15	-	-
5	2	2	2	PD0 OSC_IN	I/O	FT	PD0	CRS_SYNC/ I2C1_SDA	-
6	3	3	3	PD1 OSC_OUT	S	-	PD1	I2C1_SCL	-
7	4	4	4	nRST	I/O	FT	nRST	-	-
8	32	0	15	VSSA	S	-	VSSA	-	-
9	5	5	5	VDDA	S	-	VDDA	-	-

Pin number				Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 48	LQFP 32	QFN 32	TSSOP 20						
10	6	6	6	PA0 WKUP	I/O	TC	PA0	UART2_CTS/ TIM2_CH1_ETR/ COMP1_OUT	WKUP/ ADC1_VIN[0]/ COMP1_INP[0]/ COMP1_INM[6]/ COMP2_INP[0]
11	7	7	7	PA1	I/O	TC	PA1	UART2_RTS/ TIM2_CH2	ADC1_VIN[1]/ COMP1_INP[1]/ COMP2_INP[1]
12	8	8	8	PA2	I/O	TC	PA2	UART2_TX/ TIM2_CH3/ COMP2_OUT	ADC1_VIN[2]/ COMP1_INP[2]/ COMP2_INP[2]/ COMP2_INM[6]
13	9	9	9	PA3	I/O	TC	PA3	UART2_RX/ TIM2_CH4	ADC1_VIN[3]/ COMP1_INP[3]/ COMP2_INP[3]
14	10	10	10	PA4	I/O	TC	PA4	SPI1_NSS/ TIM14_CH1	ADC1_VIN[4]/ COMP1_INP[4]/ COMP1_INM[4]/ COMP2_INP[4]/ COMP2_INM[4]
15	11	11	11	PA5	I/O	TC	PA5	SPI1_SCK/ TIM2_CH1_ETR	ADC1_VIN[5]/ COMP1_INP[5]/ COMP1_INM[5]/ COMP2_INP[5]/ COMP2_INM[5]
16	12	12	12	PA6	I/O	TC	PA6	SPI1_MISO/ TIM3_CH1/ TIM1_BKIN/ TIM16_CH1/ COMP1_OUT	ADC1_VIN[6]/ COMP1_INP[6]/ COMP1_INM[7]/ COMP2_INP[6]/ COMP2_INM[7]
17	13	13	13	PA7	I/O	TC	PA7	SPI1_MOSI/ TIM3_CH2/ TIM1_CH1N/ TIM14_CH1/ TIM17_CH1/ COMP2_OUT	ADC1_VIN[7]/ COMP1_INP[7]/ COMP2_INP[7]

Pin number				Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 48	LQFP 32	QFN 32	TSSOP 20						
18	14	14	-	PB0	I/O	TC	PB0	TIM3_CH3/ TIM1_CH2N	ADC1_VIN[8]
19	15	15	14	PB1	I/O	TC	PB1	TIM14_CH1/ TIM3_CH4/ TIM1_CH3N	ADC1_VIN[9]
20	-	16	-	PB2	I/O	FT	PB2	-	-
21	-	-	-	PB10	I/O	FT	PB10	I2C1_SCL/ TIM2_CH3/ SPI2_SCK	-
22	-	-	-	PB11	I/O	FT	PB11	I2C1_SDA/ TIM2_CH4	-
23	16	0	15	VSS	S	-	VSS	-	-
24	17	17	16	VDD	S	-	VDD	-	-
25	-	-	-	PB12	I/O	FT	PB12	SPI2_NSS/ SPI2_SCK/ TIM1_BKIN/ SPI2_MOSI/ SPI2_MISO	-
26	-	-	-	PB13	I/O	FT	PB13	SPI2_SCK/ SPI2_MISO/ TIM1_CH1N/ SPI2_NSS/ SPI2_MOSI/ I2C1_SCL	-
27	-	-	-	PB14	I/O	FT	PB14	SPI2_MISO/ SPI2_MOSI/ TIM1_CH2N/ SPI2_SCK/ SPI2_NSS/ I2C1_SDA	-
28	-	-	-	PB15	I/O	FT	PB15	SPI2_MOSI/ SPI2_NSS/ TIM1_CH3N/ SPI2_MISO/ SPI2_SCK	-

Pin number				Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 48	LQFP 32	QFN 32	TSSOP 20						
29	18	18	-	PA8	I/O	FT	PA8	MCO/ TIM1_CH1/ CRS_SYNC	-
30	19	19	-	PA9	I/O	FT	PA9	UART1_TX/ TIM1_CH2/ UART1_RX/ I2C1_SCL/ MCO	-
31	20	20	-	PA10	I/O	FT	PA10	TIM17_BKIN/ UART1_RX/ TIM1_CH3/ UART1_TX/ I2C1_SDA	-
32	21	21	17	PA11 USBDM	I/O	FT	PA11	UART1_CTS/ TIM1_CH4/ CAN_RX/ I2C1_SCL/ COMP1_OUT	-
33	22	22	18	PA12 USBDP	I/O	FT	PA12	UART1_RTS/ TIM1_ETR/ CAN_TX/ I2C1_SDA/ COMP2_OUT	-
34	23	23	19	PA13	I/O	FT	PA13	SWDIO	-
35	-	-	-	PD2	I/O	FT	PD2	-	-
36	-	-	-	PD3	I/O	FT	PD3	-	-
37	24	24	20	PA14	I/O	FT	PA14	SWDCLK/ UART2_TX	-
38	25	25	-	PA15	I/O	FT	PA15	SPI1_NSS/ UART2_RX/ TIM2_CH1_ETR	-
39	26	26	-	PB3	I/O	FT	PB3	SPI1_SCK/ TIM2_CH2	-
40	27	27	-	PB4	I/O	FT	PB4	SPI1_MISO/ TIM3_CH1/ TIM17_BKIN	-

Pin number				Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 48	LQFP 32	QFN 32	TSSOP 20						
41	28	28	-	PB5	I/O	FT	PB5	SPI1_MOSI/ TIM3_CH2/ TIM16_BKIN	-
42	29	29	-	PB6	I/O	FT	PB6	UART1_TX/ I2C1_SCL/ TIM16_CH1N	-
43	30	30	-	PB7	I/O	FT	PB7	UART1_RX/ I2C1_SDA/ TIM17_CH1N	-
44	31	31	1	BOOT0	I/O	FT	BOOT0	-	-
45	31	32	1	PB8	I/O	FT	PB8	I2C1_SCL/ TIM16_CH1/ CAN_RX	-
46	-	-	-	PB9	I/O	FT	PB9	I2C1_SDA/ TIM17_CH1/ CAN_TX/ SPI2_NSS	-
47	32	0	15	VSS	S	-	VSS	-	-
48	1	1	16	VDD	S	-	VDD	-	-

1. I = input, O = output, S = power supply, HiZ = high resistance.

2. FT: 5V tolerant, Input signal should be between VDD and 5V.

TC: Standard I/O, Input signal does not exceed VDD.

Table 6. Alternate function port A

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	UART2_CTS	TIM2_CH1 _ETR	-	-	-	-	COMP1_OUT
PA1	-	UART2_RTS	TIM2_CH2	-	-	-	-	-
PA2	-	UART2_TX	TIM2_CH3	-	-	-	-	COMP2_OUT
PA3	-	UART2_RX	TIM2_CH4	-	-	-	-	-
PA4	SPI1_NSS	-	-	-	TIM14_CH1	-	-	-
PA5	SPI1_SCK	-	TIM2_CH1 _ETR	-	-	-	-	-
PA6	SPI1_MISO	TIM3_CH1	TIM1_BKIN	-	-	TIM16_CH1	-	COMP1_OUT
PA7	SPI1_MOSI	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	-	COMP2_OUT
PA8	MCO	-	TIM1_CH1	-	CRS_SYNC	-	-	-

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA9	-	UART1_TX	TIM1_CH2	UART1_RX	I2C1_SCL	MCO	-	-
PA10	TIM17_BKIN	UART1_RX	TIM1_CH3	UART1_TX	I2C1_SDA	-	-	-
PA11	-	UART1_CTS	TIM1_CH4	-	CAN_RX	I2C1_SCL	-	COMP1_OUT
PA12	-	UART1_RTS	TIM1_ETR	-	CAN_TX	I2C1_SDA	-	COMP2_OUT
PA13	SWDIO	-	-	-	-	-	-	-
PA14	SWDCLK	UART2_TX	-	-	-	-	-	-
PA15	SPI1_NSS	UART2_RX	TIM2_CH1 _ETR	-	-	-	-	-

Table 7. Alternate function port B

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	-	TIM3_CH3	TIM1_CH2N	-	-	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-	-	-	-	-
PB3	SPI1_SCK	-	TIM2_CH2	-	-	-	-	-
PB4	SPI1_MISO	TIM3_CH1	-	-	-	TIM17_BKIN	-	-
PB5	SPI1_MOSI	TIM3_CH2	TIM16_BKIN	-	-	-	-	-
PB6	UART1_TX	I2C1_SCL	TIM16_CH1N	-	-	-	-	-
PB7	UART1_RX	I2C1_SDA	TIM17_CH1N	-	-	-	-	-
PB8	-	I2C1_SCL	TIM16_CH1	-	CAN_RX	-	-	-
PB9	-	I2C1_SDA	TIM17_CH1	-	CAN_TX	SPI2_NSS	-	-
PB10	-	I2C1_SCL	TIM2_CH3	-	-	SPI2_SCK	-	-
PB11	-	I2C1_SDA	TIM2_CH4	-	-	-	-	-
PB12	SPI2_NSS	SPI2_SCK	TIM1_BKIN	SPI2_MOSI	SPI2_MISO	-	-	-
PB13	SPI2_SCK	SPI2_MISO	TIM1_CH1N	SPI2_NSS	SPI2_MOSI	I2C1_SCL	-	-
PB14	SPI2_MISO	SPI2_MOSI	TIM1_CH2N	SPI2_SCK	SPI2_NSS	I2C1_SDA	-	-
PB15	SPI2_MOSI	SPI2_NSS	TIM1_CH3N	SPI2_MISO	SPI2_SCK	-	-	-

Table 8. Alternate function port D

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD0	CRS_SYNC	I2C1_SDA	-	-	-	-	-	-
PD1	-	I2C1_SCL	-	-	-	-	-	-

4

Memory mapping

Memory mapping

Table 9. Memory mapping

Bus	Boundaryaddress	Size	Peripheral	Notes
Flash	0x0000 0000 -0x0001 FFFF	128 KB	Main flash memory, system memory or SRAM depend on the configuration of BOOT	
	0x0002 0000 -0x07FF FFFF	~ 128 MB	Reserved	
	0x0800 0000 -0x0801 FFFF	128 KB	Main Flash memory	
	0x0802 0000 -0x1FFD FFFF	~ 256 MB	Reserved	
	0x1FFE 0000 -0x1FFE 01FF	0.5 KB	Reserved	
	0x1FFE 0200 -0x1FFE 0FFF	3 KB	Reserved	
	0x1FFE 1000 -0x1FFE 1BFF	3 KB	Reserved	
	0x1FFE 1C00 -0x1FFF F3FF	~ 256 MB	Reserved	
	0x1FFF F400 -0x1FFF F7FF	1 KB	System memory	
	0x1FFF F800 -0x1FFF F80F	16 B	Option bytes	
	0x1FFF F810 -0x1FFF FFFF	~2 KB	Reserved	
SRAM	0x2000 0000 -0x2000 1FFF	8 KB	SRAM	
	0x2000 2000 -0x2FFF FFFF	~ 512 MB	Reserved	
APB1	0x4000 0000 -0x4000 03FF	1 KB	TIM2	
	0x4000 0400 -0x4000 07FF	1 KB	TIM3	
	0x4000 0800 -0x4000 0BFF	8 KB	Reserved	
	0x4000 2800 -0x4000 2BFF	1 KB	BKP	
	0x4000 2C00 -0x4000 2FFF	1 KB	WWDG	
	0x4000 3000 -0x4000 33FF	1 KB	IWDG	
	0x4000 3400 -0x4000 37FF	1 KB	Reserved	
	0x4000 3800 -0x4000 3BFF	1 KB	SPI2	
	0x4000 4000 -0x4000 43FF	1 KB	Reserved	
	0x4000 4400 -0x4000 47FF	1 KB	UART2	
	0x4000 4800 -0x4000 4BFF	3 KB	Reserved	
	0x4000 5400 -0x4000 57FF	1 KB	I2C1	
	0x4000 5800 -0x4000 5BFF	1 KB	Reserved	
	0x4000 5C00 -0x4000 5FFF	1 KB	USB	
	0x4000 6000 -0x4000 63FF	1 KB	Reserved	

Bus	Boundaryaddress	Size	Peripheral	Notes
APB1	0x4000 6400 -0x4000 67FF	1 KB	CAN	
	0x4000 6800 -0x4000 6BFF	1 KB	Reserved	
	0x4000 6C00 -0x4000 6FFF	1 KB	CRS	
	0x4000 7000 -0x4000 73FF	1 KB	PWR	
	0x4000 7400 -0x4000 FFFF	35 KB	Reserved	
APB2	0x4001 0000 -0x4001 03FF	1 KB	SYSCFG	
	0x4001 0400 -0x4001 07FF	1 KB	EXTI	
	0x4001 0800 -0x4001 23FF	7 KB	Reserved	
	0x4001 2400 -0x4001 27FF	1 KB	ADC	
	0x4001 2800 -0x4001 2BFF	1 KB	Reserved	
	0x4001 2C00 -0x4001 2FFF	1 KB	TIM1	
	0x4001 3000 -0x4001 33FF	1 KB	SPI1	
	0x4001 3400 -0x4001 37FF	1 KB	DBGMCU	
	0x4001 3800 -0x4001 3BFF	1 KB	UART1	
	0x4001 3C00 -0x4001 3FFF	1 KB	COMP	
	0x4001 4000 -0x4001 43FF	1 KB	TIM14	
	0x4001 4400 -0x4001 47FF	1 KB	TIM16	
	0x4001 4800 -0x4001 4BFF	1 KB	TIM17	
	0x4001 4C00 -0x4001 7FFF	13 KB	Reserved	
AHB	0x4002 0000 -0x4002 03FF	1 KB	DMA	
	0x4002 0400 -0x4002 0FFF	3 KB	Reserved	
	0x4002 1000 -0x4002 13FF	1 KB	RCC	
	0x4002 1400 -0x4002 1FFF	3 KB	Reserved	
	0x4002 2000 -0x4002 23FF	1 KB	Flash 接口	
	0x4002 2400 -0x4002 5FFF	15 KB	Reserved	
	0x4002 6000 -0x4002 63FF	1 KB	AES	
	0x4002 6400 -0x47FF FFFF	~ 128 MB	Reserved	
	0x4800 0000 -0x4800 03FF	1 KB	GPIOA	
	0x4800 0400 -0x4800 07FF	1 KB	GPIOB	
	0x4800 0800 -0x4800 0BFF	1 KB	GPIOC	
	0x4800 0C00 -0x4800 0FFF	1 KB	GPIOD	
0x4800 1000 -0x5FFF FFFF	~ 384 MB	Reserved		

5

Electrical characteristics

Electrical characteristics

5.1 Test condition

All voltages are based on V_{SS} unless otherwise stated.

5.1.1 Minimum and maximum

Unless otherwise stated, the minimum and maximum performed at ambient temperature $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$.

5.1.2 Typical value

Unless otherwise stated, typical data is based on $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$. These data are for design guidance only and have not been tested.

5.1.3 Typical curve

Typical curves are for design guidance only and are not tested unless otherwise stated.

5.1.4 Load capacitor

The load conditions when measuring the pin parameters are shown in the figure below.




Figure 6. Load condition of the pin

5.1.5 Pin input voltage

The measurement of the input voltage on the pin is shown in the figure below.




Figure 7. Pin input voltage

5.1.6 Power scheme

The power supply design scheme is shown in the figure below.




Figure 8. Power scheme

5.1.7 Current consumption measurement

The measurement of the current consumption on the pin is shown in the figure below.




Figure 9. Current consumption measurement scheme

5.2 Absolute maximum rating

If the load applied to the device exceeds the value given in the "Absolute Group Maximum Ratings" list (Table 10, Table 11), it may result in the device is permanently damaged. This is just to give the maximum load that can be tolerated, and does not mean that the functional operation of the device is correct under these conditions. Long-term operation of the device under maximum conditions can affect device reliability.

Table 10. Voltage characteristics

Symbol	Description	min	max	units
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and V_{SSA}) ⁽¹⁾	- 0.3	5.5	V
V_{IN}	Input voltage on the 5 Vtolerant pin ⁽²⁾	$V_{SS} - 0.3$	5.5	
	Input voltage on other pins ⁽²⁾	$V_{SS} - 0.3$	5.5	
$ \Delta V_{DDx} $	Voltage Difference Between Different Supply Pins		50	mV
$ V_{SSx} - V_{SS} $	Voltage difference between different ground pins		50	

1. All power supplies (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) The foot must always be connected to the power supply system within the external allowable range.
2. must always follow the maximum value of V_{IN} . See the table below for information on the maximum allowable injection current values.

Table 11. Current characteristics

Symbol	Description	Maximum	Units
I_{VDD}	After V_{DD}/V_{DDA} total current of the power line (supply current) ⁽¹⁾	150	mA
I_{VSS}	Total current (outflow current) after V_{SS} ground line ⁽¹⁾	150	
I_{IO}	Output sink current on any I/O and control pins	20	
	Output Current on Any I/O and Control Pins	-18	
$I_{INJ(PIN)}^{(2)(3)}$	NRST pin injection current	± 5	mA
$I_{INJ(PIN)}^{(2)(3)}$	HSE OSC_IN pin	± 5	mA
$I_{INJ(PIN)}^{(2)(3)}$	injection current for other pins ⁽⁴⁾	± 5	mA
$\Sigma I_{INJ(PIN)}^{(2)}$	Total injection current on all I/O and control pins ⁽⁴⁾	± 25	mA

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) The foot must always be connected to the power supply system within the external allowable range.
2. $I_{INJ(PIN)}$ must never exceed its limit, ie ensure that V_{IN} does not exceed its maximum value. If it is not guaranteed that V_{IN} does not exceed its maximum value, it is also guaranteed that the external limit $I_{INJ(PIN)}$ does not exceed its maximum value. When $V_{IN} > V_{DD}$, there is a positive injection current; when $V_{IN} < V_{WhenSS}$, there is a reverse injection current.
3. The reverse injection current can interfere with the analog performance of the device.
4. When several I/O ports have injection current at the same time, the maximum value of $\Sigma I_{INJ(PIN)}$ is the sum of the instantaneous absolute values of the forward injection current and the reverse injection current. The result is based on the feature of $\Sigma I_{INJ(PIN)}_{max}$ on the device's 4 I/O ports.

5.3 Operating conditions

5.3.1 General operating conditions

Table 12. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency		0	48	MHz
f_{PCLK1}	Internal APB1 clock frequency		0	f_{HCLK}	MHz
f_{PCLK2}	Internal APB2 clock frequency		0	f_{HCLK}	MHz
V_{DD}	Standard operating voltage		2.0	5.5	V
$V_{DDA}^{(1)}$	Analog operating voltage	Must be the same voltage as V_{DD}	2.0	5.5	V
P_D	Power dissipation temperature: $T_A = 85^\circ C^{(2)}$	LQFP48		594	mW
		LQFP32			
		QFN32			
T_A		Maximum power dissipation	-40	85	$^\circ C$
T_J	Junction temperature range		-40	105	$^\circ C$

1. It is recommended to use the same power supply for V_{DD} and V_{DDA} .

5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are based on tests under normal operating conditions.

Table 13. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{VDD} rise time rate	$T_A = 25^\circ\text{C}$	0	∞	$\mu\text{S/V}$
	V_{VDD} fall time rate		20	∞	

5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 12.

Table 14. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PVD}	Level selection of programmable voltage detectors	PLS[3: 0]=0000 (Rising edge)	1.813	1.819	1.831	V
		PLS[3: 0]=0000 (Falling edge)		1.705		V
		PLS[3: 0]=0001 (Rising edge)	2.112	2.116	2.124	V
		PLS[3: 0]=0001 (Falling edge)		2.0		V
		PLS[3: 0]=0010 (Rising edge)	2.411	2.414	2.421	V
V_{PVD}	Level selection of programmable voltage detectors	PLS[3: 0]=0010 (Falling edge)		2.297		V
		PLS[3: 0]=0011 (Rising edge)	2.711	2.714	2.719	V
		PLS[3: 0]=0011 (Falling edge)		2.597		V
		PLS[3: 0]=0100 (Rising edge)	3.011	3.013	3.018	V
		PLS[3: 0]=0100 (Falling edge)		2.895		V
		PLS[3: 0]=0101 (Rising edge)	3.311	3.313	3.317	V
		PLS[3: 0]=0101 (Falling edge)		3.194		V
		PLS[3: 0]=0110 (Rising edge)	3.611	3.613	3.616	V
		PLS[3: 0]=0110 (Falling edge)		3.494		V
		PLS[3: 0]=0111 (Rising edge)	3.91	3.913	3.916	V
		PLS[3: 0]=0111 (Falling edge)		3.793		V
		PLS[3: 0]=1000 (Rising edge)	4.21	4.212	4.215	V
		PLS[3: 0]=1000 (Falling edge)		4.092		V
		PLS[3: 0]=1001 (Rising edge)	4.51	4.512	4.515	V
		PLS[3: 0]=1001 (Falling edge)		4.391		V
		PLS[3: 0]=1010 (Rising edge)	4.809	4.811	4.813	V
		PLS[3: 0]=1010 (Falling edge)		4.69		V
$V_{PVDhyst}^{(2)}$	PVD hysteresis			100		mV

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{POR/PDR}}$	Power on/down reset threshold	Falling edge	1.63 ⁽¹⁾	1.66	1.68	V
		Rising edge		1.75		V
$V_{\text{PDRhys}}^{(2)}$	PDR hysteresis			100		mV
$T_{\text{RSTTEMPO}}^{(2)}$	Reset duration			20		ms

1. The product behavior is guaranteed by design down to the minimum value $V_{\text{POR/PDR}}$.
2. Guaranteed by design, not tested in production.

Note: The reset duration is measured from power-on (POR reset) to the time when the user application code reads the first instruction.

5.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

All Run-mode current consumption measurements given in this section are performed with a reduced code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level — V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period, 24 ~ 48 MHz is 1 waiting period).
- The instruction prefetching function is on. When the peripherals are enabled:
 $f_{\text{PCLKI}} = f_{\text{HCLK}}$.

Note: The instruction prefetching function must be set before setting the clock and bus divider.

Table 15. Typical and maximum current consumption in stop and standby modes⁽²⁾

Symbol	Parameter	Conditions	Max ⁽¹⁾	Unit
			$T_{\text{A}}=25^{\circ}\text{C}$	
I_{DD}	Supply current in Stop mode	Enter the stop mode after reset	200	μA
	Supply current in Standby mode	Enter the standby mode after reset	0.4	

1. Data based on characterization results, not tested in production. The IO state is an analog input.

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration, and are connected to a static level — V_{DD} or V_{SS} (no load).
- All the peripherals are closed, unless otherwise specified.
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period, 24 ~ 48 MHz is 1 waiting period).
- The ambient temperature and V_{DD} supply voltage conditions are summarized in Table 12.
- The instruction prefetching function is on. When the peripherals are enabled:
 $f_{PCLK1} = f_{HCLK}$.

Note: The instruction prefetch function must be set before the clock is set and the bus is divided.

Table 16. Typical current consumption in Run mode, code executing from Flash

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾		Unit
				All peripherals enabled	All peripherals disabled	
I_{DD}	Supply current in operating mode	External clock ⁽²⁾	48MHz	13.47	7.55	mA
			36MHz	11.83	6.67	
			24MHz	8.62	5.15	
			8MHz	3.44	2.48	
		Run at high speed internal oscillator (HSI), use AHB prescaler to reduce frequency	48MHz	7.63	4.28	
			36MHz	5.98	3.48	
			24MHz	4.55	2.88	
			8MHz	1.40	0.85	

1. The typical value is tested at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$.
2. External clock is 8MHz, when $f_{HCLK} > 8\text{MHz}$ enable PLL.

Table 17. Typical current consumption in sleep mode, code executing from Flash or RAM

Symbol	Parameter	Conditions	f_{HCLK} ⁽²⁾	Typ ⁽¹⁾		Unit
				All peripherals enabled	All peripherals disabled	
I_{DD}	Supply current in sleep mode	External clock ⁽²⁾	48MHz	10.88	4.85	mA
			36MHz	9.45	4.22	
			24MHz	7.06	3.55	
			8MHz	2.79	1.81	
		Run at high speed internal oscillator (HSI), use AHB prescaler to reduce frequency	48MHz	5.89	2.49	
			36MHz	4.68	2.12	
			24MHz	3.45	1.74	
			8MHz	1.03	0.48	

1. The typical value is tested at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$.
2. External clock is 8MHz, when $f_{HCLK} > 8\text{MHz}$ enable PLL.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 18. The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level — V_{DD} or V_{SS} (no load) .
- All peripherals are disabled except when explicitly mentioned.
- The given value is calculated by measuring the current consumption.
 - With all peripherals clocked OFF
 - With only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions V_{DD} summarized in Table 12.

Table 18. On-chip peripheral current consumption⁽¹⁾

Peripheral		Typical consumption at 25 °C	Unit	Peripheral		Typical consumption at 25 °C	Unit
APB1	TIM2	0.49	mA	APB2	SPI1	0.49	mA
	TIM3	0.50			UART1	0.52	
	I2C	0.49					
APB2	TIM14	0.52	mA	AHB	GPIOA	0.53	mA
	TIM16	0.52			GPIOB	0.53	
APB2	TIM17	0.52	mA	AHB	GPIOC	0.53	mA
	TIM1	0.49			GIPOD	0.53	

1. $f_{HCLK} = 48\text{MHz}$, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$, the prescale coefficient for each device is the default value.

5.3.5 External clock source characteristics

High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured using a high-speed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 19. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	User external clock source frequency ⁽¹⁾		2	8	24	MHz
V_{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$		V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}		$0.3V_{DD}$	V
$t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾		16			ns
$t_{r(HSE)}$	OSC_IN rise time ⁽¹⁾				20	ns
$t_{f(HSE)}$	OSC_IN fall time ⁽¹⁾				20	ns
$C_{in(HSE)}$	OSC_IN input capacitance ⁽¹⁾			5		pF
$DuCy_{(HSE)}$	Duty cycle		45		55	%
I_L	OSC_IN input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			± 1	μA

1. Guaranteed by design, not tested in production.




Figure 10. High-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with an 2 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteris-

tics (frequency, package, accuracy...).

Table 20. HSE oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency		2	8	24	MHz
R_F	Feedback resistor			1000		k Ω
C_{L1} $C_{L2}^{(3)}$	The proposed load capacitance corresponds to the crystal serial impedance (R_S) ⁽⁴⁾	$R_S = 30\Omega$		30		pF
I_2	HSE current consumption	$V_{DD} = 3.3V$ $V_{IN} = V_{SS}$ 30pF load			1	mA
g_m	Oscillator transconductance	Startup	25			mA/V
$t_{SU(HSE)}^{(5)}$	Startup time	V_{DD} is stabilized		2		mS

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer characteristics Parameter.
2. Guaranteed by design, not tested in production.
3. For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.) , designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .
4. The relatively low value of the RF resistance can be used to avoid problems arising from the use of wet conditions to provide protection, this environment resulting in leakage and bias conditions have changed. However, if the MCU is applied in bad wet conditions, the design needs to take this parameter into account.
5. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 11. Typical application with an 8 MHz crystal

5.3.6 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

High-speed internal (HSI) oscillator

Table 21. HSI oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency			48		MHz
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = -40^{\circ}C \sim 85^{\circ}C$	-15		10	%
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = 25$	-1		1	%
$t_{SU(HSI)}$	HSI oscillator startup time				60	μS
$I_{DD(HSI)}$	HSI oscillator power consumption			80.53	122	μA

- $V_{DD} = 3.3V, T_A = -40^{\circ}C \sim 105^{\circ}C$, unless otherwise specified.
- Guaranteed by design, not tested in production.

Low-speed internal (LSI) oscillator

Table 22. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSI}^{(2)}$	Frequency			40		KHz
$t_{SU(LSI)}^{(2)}$	LSI oscillator startup time				100	μS
$I_{DD(LSI)}^{(3)}$	LSI oscillator power consumption			1.082	1.652	μA

- $V_{DD} = 3.3V, T_A = -40^{\circ}C \sim 105^{\circ}C$, Unless otherwise stated

2. Comprehensive assessment, not tested in production.
3. Guaranteed by design, not tested in production.

Wake-up times from low power mode

The wake-up times listed in the table below are measured during the wake-up phase of the internal clock HSI. The clock source used when waking up depends on the current operating mode:

- Stop or Standby mode: The clock source is the oscillator
- Sleep mode: The clock source is the clock used when entering sleep mode

All times are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 23. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Max	Unit
$t_{WUSLEEP}^{(1)}$	Wakeup from Sleep mode	HSI clock wakeup	4	μS
$t_{WUSTOP}^{(1)}$	Wakeup from Stop mode (The regulator is in run mode)	HSI clock wakeup = $2\mu\text{S}$	8	
$t_{WUSTDBY}^{(1)}$	Wakeup from Standby mode	HSI clock wakeup = $2\mu\text{S}$ The regulator wakes up from the off mode = $38\mu\text{S}$	20	mS

1. The wake-up time is measured from the start of the wake-up event to the user program to read the first instruction.

5.3.7 PLL characteristics

The parameters listed in the table below are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 24. PLL characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
f_{PLL_IN}	PLL input clock ⁽²⁾	4		24	MHz
	PLL input clock duty cycle	40		60	%
f_{PLL_OUT}	PLL multiplier output clock	40		100	MHz
t_{LOCK}	PLL lock time			100	μS

1. Guaranteed by design, not tested in production.
2. Take care to use the appropriate multiplier factors to obtain PLL input clock values

compatible with the range defined by f_{PLL_OUT} .

5.3.8 Memory characteristics

Flash memory

Table 25. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{prog}	16-bit programming time			24		μ S
t_{ERASE}	Page (1024K bytes) erase time			4	5	mS
t_{ME}	Mass erase time		20		40	mS
I_{DD}	Supply current	Read mode, $f_{HCLK} = 48\text{MHz}$		5	6	mA
		Write mode, $f_{HCLK} = 48\text{MHz}$			7	mA
		Erase mode, $f_{HCLK} = 48\text{MHz}$			2	mA

Table 26. Flash memory endurance and data retention⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
NEND	Endurance (Annotation: Erase number of times)		20			K cycle
t_{RET}	Data retention	$T_A = 105^\circ\text{C}$	20			Year
		$T_A = 25^\circ\text{C}$	100			

1. Guaranteed by design, not tested in production.

5.3.9 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- EFT: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in the following table. They are based on the EMS levels and

classes defined in application note.

Table 27. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V _{EFT}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3V, T _A = 25°C, f _{HCLK} = 48MHz. Conforming to IEC 61000-4-4	

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre-qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

5.3.10 Absolute Maximum (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This

test conforms to the JESD22-A114/C101 standard.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78E IC latch-up standard.

Table 28. ESD characteristics

Symbol	Parameter	Conditions	Max ⁽¹⁾	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human body model)	$T_A = 25^\circ\text{C}$, Conforming to JESD22-A114	± 2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (Charging device model)	$T_A = 25^\circ\text{C}$, Conforming to JESD22-C101	± 500	
I_{LU}	Latch-up current	$T_A = 25^\circ\text{C}$, Conforming to JESD78E	± 100	mA

1. Guaranteed by design, not tested in production.

5.3.11 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 10 are derived from tests.

Table 29. I/O static characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Low level input voltage	3.3V CMOS Port	-0.5		1.1	V
V_{IL}	Low level input voltage	5V CMOS Port	-0.5		1.5	V
V_{IH}	High level input voltage	3.3V CMOS Port	2.08			V
V_{IH}	High level input voltage	5V CMOS Port	3.5			V
V_{hy}	Schmitt trigger hysteresis ⁽¹⁾	3.3V	500	700	800	mV
V_{hy}	Schmitt trigger hysteresis ⁽¹⁾	5V	500	700	800	mV
I_{lkg}	Input leakage current ⁽²⁾	3.3V			1	μA
I_{lkg}	Input leakage current ⁽²⁾	5V			1	μA
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	3.3V $V_{IN} = V_{SS}$	30	50	100	k Ω

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	5V $V_{IN} = V_{SS}$	30	50	100	k Ω
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	3.3V $V_{IN} = V_{DD}$	30	50	100	k Ω
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	5V $V_{IN} = V_{DD}$	30	50	100	k Ω
C_{IO}	I/O pin capacitance	3.3V		5		pF
C_{IO}	I/O pin capacitance	5V		5		pF

1. Schmitt Trigger switching hysteresis voltage level. Data based on design simulation only. Not tested in production.
2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins.
3. Pull-up and pull-down resistors are MOS.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 20 mA.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in 5.2:

- The sum of the currents obtained from V_{DD} for all I/O ports, plus the maximum operating current that the MCU obtains on V_{DD} , cannot exceed the absolute maximum rating I_{VDD} .
- The sum of the currents drawn by all I/O ports and flowing out of V_{SS} , plus the maximum operating current of the MCU flowing out on V_{SS} , cannot exceed the absolute maximum rating I_{VSS} .

Output voltage levels

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition of Table 12. All I/O ports are CMOS compatible.

Table 30. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin, when 8 pins absorb current	CMOS Port, $I_{IO} = +8$ mA $2.7V < V_{DD} < 3.6V$		0.4	V
$V_{OH}^{(2)}$	Output high level voltage for an I/O pin, when 8 pins output current	CMOS Port, $I_{IO} = +8$ mA $2.7V < V_{DD} < 3.6V$	$0.8V_{DD}$		V

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)(3)}$	Output low level voltage for an I/O pin, when 8 pins absorb current	$I_{IO} = +20\text{mA}$ $2.7\text{V} < V_{DD} < 3.6\text{V}$		0.4	V
$V_{OH}^{(2)(3)}$	Output high level voltage for an I/O pin, when 8 pins output current	$I_{IO} = +20\text{mA}$ $2.7\text{V} < V_{DD} < 3.6\text{V}$	$0.8V_{DD}$		V
$V_{OL}^{(2)(3)}$	Output low level voltage for an I/O pin, when 8 pins absorb current	$I_{IO} = +6\text{mA}$ $2\text{V} < V_{DD} < 2.7\text{V}$		TBD	V
$V_{OH}^{(2)(3)}$	Output high level voltage for an I/O pin, when 8 pins output current	$I_{IO} = +6\text{mA}$ $2\text{V} < V_{DD} < 2.7\text{V}$	TBD		V

1. The current absorbed by the chip I_{IO} must always follow the absolute maximum ratings given in the table, and the sum of I_{IO} (all I/O feet and control pins) must not exceed I_{VSS} .
2. The current output I_{IO} of the chip must always follow the absolute maximum rating given in the table, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VDD} .
3. Data based on characterization results. Not tested in production.

Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in figure 12 and Table 31, respectively.

Unless otherwise stated, the parameters listed in Table 31 are measured using the ambient temperature and supply voltage in accordance with the condition Table 10.

Table 31. I/O AC characteristics⁽¹⁾

OSPEEDRy [1:0] value	Symbol	Parameter	Conditions	Min	Max	Unit
01 (50MHz)	$f_{\text{max}(IO)\text{out}}$	Maximum frequency ⁽²⁾	$C_L = 30\text{pF}$, $V_{DD} = 2.7\text{V} \sim 3.6\text{V}$		50	MHz
			$C_L = 50\text{pF}$, $V_{DD} = 2.7\text{V} \sim 3.6\text{V}$		30	
			$C_L = 50\text{pF}$, $V_{DD} = 2\text{V} \sim 2.7\text{V}$		20	

OSPEEDRy [1:0] value	Symbol	Parameter	Conditions	Min	Max	Unit
01 (50MHz)	$t_{f(IO)out}$	output fall time	$C_L = 30pF,$ $V_{DD} = 2.7V \sim 3.6V$		5	ns
			$C_L = 50pF,$ $V_{DD} = 2.7V \sim 3.6V$		8	
			$C_L = 50pF,$ $V_{DD} = 2V \sim 2.7V$		12	
01 (50MHz)	$t_{r(IO)out}$	Output rise time	$C_L = 30pF,$ $V_{DD} = 2.7V \sim 3.6V$		5	ns
			$C_L = 50pF,$ $V_{DD} = 2.7V \sim 3.6V$		8	
			$C_L = 50pF,$ $V_{DD} = 2V \sim 2.7V$		12	
10 (20MHz)	$f_{max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 50pF,$ $V_{DD} = 2V \sim 3.6V$		20	MHz
	$t_{f(IO)out}$	Output fall time			25 ⁽³⁾	ns
	$t_{r(IO)out}$	Output rise time			25 ⁽³⁾	
	t_{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10		ns

1. The speed of the I/O port can be configured via MODEx[1:0]. See the description of the GPIO Port Configuration Register in this chip reference manual.
2. The maximum frequency is defined in figure 12.
3. Guaranteed by design, not tested in production.




Figure 12. I/O AC characteristics

5.3.12 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, R_{PU} .

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition of Table 12.

Table 32. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST input low level voltage		-0.5		0.8	V
$V_{IH(NRST)}^{(1)}$	NRST input high level voltage		2		V_{DD}	V
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis			$0.2V_{DD}$		V
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$		15		kΩ
$V_{F(NRST)}^{(1)}$	NRST input filtered pulse				100	ns
$V_{NF(NRST)}^{(1)}$	NRST input not filtered pulse		300			ns

1. Data based on design simulation only. Not tested in production.
2. The pull-up resistor is MOS.




Figure 13. Recommended NRST pin protection

1. The reset network is to prevent parasitic reset
2. The user must ensure that the potential of the NRST pin is below the maximum $V_{IL(NRST)}$ listed in Table 32, otherwise the MCU cannot be reset.

5.3.13 Timer characteristics

The parameters given in the following tables are guaranteed by design.

For details on the characteristics of the I/O multiplexing function pins (output compare, input capture, external clock, PWM output) , see subsubsec 5.3.11.

Table 33. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time		1		$t_{TIMxCLK}$
$t_{res(TIM)}$	Timer resolution time	$f_{TIMxCLK} = 48MHz$	20.8		nS
f_{EXT}	Timer external clock frequency on CH1 to CH4	$f_{TIMxCLK} =$	0	$f_{TIMxCLK}/2$	MHz
		$48MHz$	0	24	
Res_{TIM}	Timer resolution			16	Bit
$t_{COUNTER}$	16-bit timer maximum period when choosing the internal clock		1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$	0.0208	1365	μS
t_{MAX_COUNT}	The maximum possible count			65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48MHz$		89.4	S

1. TIMx is a generic name.

5.3.14 Communication interfaces

I2C interface characteristics

Unless otherwise specified, the parameters given in Table 34 are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and supply voltage conditions summarized in Table 12: General operating conditions.

The I2C interface conforms to the standard I2C communication protocol, but has the following limitations: SDA and SCL are not true pins. When configured as open-drain output, the PMOS transistor between the pin and V_{DD} Was closed but still exists.

The I2C I/Os characteristics are listed in Table 34, the alternate function characteristics of I/Os (SDA and SCL) refer to subsubsec 5.3.11.

Table 34. I2C characteristics

Symbol	Parameter	Standard I2C ⁽¹⁾		Fast I2C ⁽¹⁾⁽²⁾		Unit
		Min	Max	Min	Max	
$t_{w(SCLL)}$	SCL clock fall time	4.7		1.3		μ s
$t_{w(SCLH)}$	SCL clock rise time	4.0		0.6		μ s
$t_{su(SDA)}$	SDA setup time	250		100		ns
$t_{h(SDA)}$	SDA data hold time	0 ⁽³⁾		0 ⁽⁴⁾	900 ⁽³⁾	
$t_{r(SDA)}$ $t_{r(SDL)}$	SDA and SCL rise time		1000	$2.0+0.1C_b$	300	
$t_{f(SDA)}$ $t_{f(SDL)}$	SDA and SCL fall time		300		300	
$t_{h(STA)}$	Start condition hold time	4.0		0.6		μ s
$t_{su(STA)}$	Start condition setup time	4.7		0.6		
$t_{su(STO)}$	Stop condition setup time	4.0		0.6		
$t_{w(STO:STA)}$	Time from Stop condition to Start condition	4.7		1.3		
C_b	Capacitive load of each bus		400		400	pF

1. Guaranteed by design, not tested in production.
2. f_{PCLK1} must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
4. In order to span the undefined area of the falling edge of SCL, it must ensure that the SDA signal has a hold time of at least 300nS.




Figure 14. I2C bus AC waveform and measurement circuit⁽¹⁾

1. Measurement point is set to the CMOS level: 0.3V_{DD} and 0.7V_{DD}.

SPI characteristics

Unless otherwise specified, the parameters given in Table 35 are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in Table 12.

Refer to subsubsec 5.3.11 for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 35. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Master mode	0	24	MHz
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode	0	12	MHz
t _{r(SCK)}	SPI clock rise time	Load capacitance: C= 30pF		8	ns
t _{f(SCK)}	SPI clock fall time	Load capacitance: C= 30pF		8	ns
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4t _{PCLK}		ns
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	73		ns
t _{w(SCKH)} ⁽²⁾	SCK high time	Master mode, f _{PCLK} = 36MHz, Prescaler coefficient = 4	37	45	ns

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{w(SCKL)}^{(2)}$	SCK low time	Master mode, $f_{PCLK} = 36\text{MHz}$, Prescaler coefficient = 4	37	45	ns
$t_{su(MI)}^{(2)}$	Data input setup time, Master mode	SPI1	1		ns
$t_{su(SI)}^{(2)}$	Data input setup time, Slave mode		1		ns
$t_{h(MI)}^{(2)}$	Data input hold time, Master mode	SPI1	1		ns
$t_{h(SI)}^{(2)}$	Data input hold time, Slave mode		3		ns
$t_{a(SO)}^{(2)(3)}$	Data output access time	Slave mode, $f_{PCLK} = 24\text{MHz}$		$4t_{PCLK}$	ns
$t_{dis(SO)}^{(2)(4)}$	Data output disable time	Slave mode	10		ns
$t_{v(SO)}^{(2)(1)}$	Data output valid time	Slave mode(after enable edge)		25	ns
$t_{v(MO)}^{(2)(1)}$	Data output valid time	Master mode(after enable edge)		3	ns
$t_{h(SO)}^{(2)}$	Data output hold time	Slave mode(after enable edge)	25		ns
$t_{h(MO)}^{(2)}$	Data output hold time	Master mode(after enable edge)	4		ns

1. Remapping SPI1 characteristics needs to be further determined.
2. Data based on characterization results. Not tested in production.
3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.




Figure 15. SPI timing diagram-slave mode and CPHA = 0




Figure 16. SPI timing diagram-slave mode and CPHA = 1⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 17. SPI timing diagram-master mode⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3V_{DD} and 0.7V_{DD}.

USB characteristics

Table 36. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
Input levels					
V _{DD}	USB operating voltage ⁽²⁾		3.0 ⁽³⁾	3.6	V
V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2		
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V
V _{SE} ⁽⁴⁾	Single ended receiver threshold		1.3	2	
Output levels					
V _{OL}	Static output level low	R _L of 1.5kΩ to 3.6V ⁽⁵⁾		0.3	V

Symbol	Parameter	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
V _{OH}	Static output level high	R _L of 15kΩ to V _{SS} ⁽⁵⁾	2.8	3.6	V

1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full-speed electrical specification, USBDP (D+) pin has a built-in 1.5kΩ resistor connected to the V_{DD}, no need to external connect.
3. The USB functionality is ensured down to 2.7V but not the full USB electrical characteristics which are degraded in the 2.7V ~ 3.6V V_{DD} voltage range.
4. Guaranteed by design. Not tested in production.
5. R_L is the load connected on the USB drivers




Figure 18. USB timing diagram: definition of data signal rise and fall time

Table 37. USB Full-speed electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise time ⁽²⁾	C _L ≤ 50pF	7.041	23.13	ns
t _f	Fall time ⁽²⁾	C _L ≤ 50pF	6.866	26.76	ns
t _{rfm}	Rise/fall time matching	t _r /t _f	96.52	125.1	%
V _{CRS}	Output signal crossover voltage		1.391	2.967	V

1. Guaranteed by design. Not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification - Section 7 (version 2.0).

5.3.15 CAN (controller area network) interface

Refer to subsubsec 5.3.11 for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

5.3.16 12-bit ADC characteristics

Unless otherwise specified, The parameters in the table below are measured using the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage in accordance with the conditions of Table 12.

Note: It is recommended to perform a calibration after each power-up

Table 38. ADC characteristics

Symbol	Parameter	Conditions	Min	Type	Max	Unit
V_{DDA}	Supply voltage		2.3	3.3	5.5	V
V_{REF+}	Positive reference voltage		2.3		V_{DDA}	V
$f_{ADC}^{(1)(3)}$	ADC clock frequency				15	MHz
$f_S^{(1)(3)}$	Sampling rate				1	MHz
$f_{TRIG}^{(1)}$	External trigger frequency	$f_{ADC} = 15\text{MHz}$				KHz
						$1/f_{ADC}$
$V_{AIN}^{(2)}$	Conversion voltage range		0 (V_{SSA} or V_{REF-} connected to ground)		V_{REF+}	V
$R_{AIN}^{(1)}$	External sample and hold capacitor		See Formulas 1 and Table 39			k Ω
$R_{ADC}^{(1)}$	Sampling switch resistance				1	k Ω
$C_{ADC}^{(1)}$	Internal sample and hold capacitor			10		pF
$t_S^{(1)}$	Sampling time	$f_{ADC} = 15\text{MHz}$	0.1		16	μs
			1.5		239.5	$1/f_{ADC}$
$t_{STAB}^{(1)}$	Stabilization time			1		μs
$t_{conv}^{(1)}$	Total conversion time (including Sampling time)	$f_{ADC} = 15\text{MHz}$	1		16.9	μs
			15 ~ 253 (sampling t_{S+}) stepwise approximation 13.5			$1/f_{ADC}$

1. Guaranteed based on test during characterization. Not tested in production.
2. Guaranteed by design. Not tested in production.
3. In this series of products, V_{REF+} is internally connected to V_{DDA} , V_{REF-} is internally connected to V_{SSA} .
4. For external triggering, a delay of $1/f_{PCLK2}$ must be added to the delay.

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance

allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution) .

Table 39. Maximum R_{AIN} at $f_{ADC} = 15MHz^{(1)}$

T_s (cycles)	t_s (μs)	R_{AIN} max (k Ω)
1.5	0.1	0.1
7.5	0.5	4.0
13.5	0.9	7.8
28.5	1.9	17.5
41.5	2.76	25.9
55.5	3.7	34.9
71.5	4.77	45.2
239.5	16.0	153.4

1. Guaranteed by design. Not tested in production.

Table 40. ADC Accuracy - Limit Test Conditions⁽¹⁾⁽²⁾

Symbol	Parameter	Test Conditions	Type	Max	Unit
ET	Comprehensive error	$f_{PCLK2} = 60MHz, f_{ADC} = 15MHz, R_{AIN} < 10K\Omega, V_{DDA} = 5V, T_A = 25^\circ C$	± 11	± 12	LSB
EO	Offset error		± 8	± 9	
EG	Gain error		± 7.5	± 9	
ED	Differential linearity error		± 3	± 3	
EL	Integral linearity error		± 11	± 11	

1. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in sub-subsec 5.3.12 does not affect the ADC accuracy.

2. Guaranteed based on test during characterization. Not tested in production.

ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.

EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.

EG = Gain error: The deviation between the last ideal transition and the last actual transition.

ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.

EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.




Figure 19. Typical connection diagram using the ADC

1. See Table 40 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

PCB design recommendations

The power supply must be connected as shown below. The 10nF capacitor in the figure must be a ceramic capacitor (good quality), and they should be as close as possible to the MCU chip.




Figure 20. Power supply and reference power supply decoupling circuit

5.3.17 Temperature sensor characteristics

Table 41. Temperature sensor characteristics⁽³⁾⁽⁴⁾

Symbol	Parameter	Min	Type	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with respect to temperature		± 5		$^{\circ}C$
Avg_Slope ⁽¹⁾	Average slope	4.571	4.801	5.984	mV/ $^{\circ}C$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}C$	1.433	1.451	1.467	V
$t_{start}^{(2)}$	Setup time			10	μs
$T_{S_temp}^{(2)}$	ADC sampling time when reading temperature	10			μs

1. Guaranteed based on test during characterization. Not tested in production.
2. Guaranteed by design. Not tested in production.
3. The shortest Sampling time can be determined by the application through multiple iterations.
4. $V_{DD} = 3.3V$.

5.3.18 Comparator characteristics

Table 42. Comparator characteristics

Symbol	Parameter	Register configuration	Min	Type	Max	Unit
HYST	Hysteresis	00		0		mV
HYST	Hysteresis	01		15		mV
HYST	Hysteresis	10		30		mV

Symbol	Parameter	Register configuration	Min	Type	Max	Unit
HYST	Hysteresis	11		90		mV
OFFSET	Offset voltage	00	0.091	0.213	0.358	mV
OFFSET	Offset voltage	01	3.23	7.51	12.08	mV
OFFSET	Offset voltage	10	9.79	15	20.8	mV
OFFSET	Offset voltage	11	34.25	47.4	62.22	mV
DELAY ⁽¹⁾	Propagation delay	00		80		nS
DELAY ⁽¹⁾	Propagation delay	01		51		nS
DELAY ⁽¹⁾	Propagation delay	10		26		nS
DELAY ⁽¹⁾	Propagation delay	11		9		nS
I _q ⁽²⁾	Operating current mean	00		4.5		uA
I _q ⁽²⁾	Operating current mean	01		4.4		uA
I _q ⁽²⁾	Operating current mean	10		4.4		uA
I _q ⁽²⁾	Operating current mean	11		4.4		uA

1. The output flips 50% of the time and the time difference between the input and the flip.
2. Total current consumption, operating current.

6

Package information

Package information

6.1 Packaging LQFP48




Figure 21. LQFP48 - 48-pin low-profile quad square flat package

1. The drawing is not drawn to scale.
2. Dimensions are in millimeters.

Table 43. LQFP48, 48- pin low-profile square flat package

Label	MM		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.27
b1	0.17	0.20	0.23
c	0.13		0.18
c1	0.12	0.127	0.134
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e		0.50	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 48		

6.2 LQFP32 Package information




Figure 22. LQFP32 - 32-pin low-profile quad flat package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 44. LQFP32 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.32		0.43
b1	0.31	0.35	0.39
c	0.13		0.18
c1	0.12	0.127	0.134

Symbol	Millimeters		
	Min	Typ	Max
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e		0.80	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 32		

6.3 Packaging QFN32




Figure 23. QFN32 - 32-pin quad flat no-leads package outline

1. The drawing is not drawn to scale.
2. Dimensions are in millimeters.

Table 45. QFN32 size description


Label	MM		
	Min	Typ	Max
A	0.7	0.75	0.80
A1	0.00	0.02	0.05
A2	0.50	0.55	0.60
A3	0.20REF		
b	0.20	0.25	0.30
D	4.90	5.00	5.10
E	4.90	5.00	5.10
D2	3.40	3.50	3.60
E2	3.40	3.50	3.60

Label	MM		
	Min	Typ	Max
e		0.5	
H	0.30REF		
K	0.35REF		
L	0.35	0.40	0.45
R	0.09		
c1		0.08	
c2		0.08	
N	Number of pins = 32		

7

Ordering information

Ordering information



520255

Figure 24. Ordering information scheme

8

Revision history

Revision history

Table 46. Document revision history

Revision	Changes	Date
Rev2.20	Modify the parameters of electrical characteristics	2021/08/30
Rev2.19	Modify the characteristic parameters of the high-speed internal oscillator.	2020/07/08
Rev2.18	Modify DMA peripheral description.	2019/07/16
Rev2.17	Modify memory characteristic parameters.	2019/06/11
Rev2.16	Modify the timer 2 type.	2019/05/29
Rev2.15	Modify the package parameters.	2018/12/13
Rev2.14	Modify ADC electrical parameters.	2019/1/7
Rev2.13	Modify parameters.	2018/9/29
Rev2.12	Modify pin definition.	2018/9/20