



Data Sheet

MM32SPIN07

Arm® Cortex®-M0 based 32-bit Microcontrollers

Revision: 1.01

MindMotion has the right to make any changes and releases to the information contained in this document (including but not limited to specifications and product descriptions) at any time. This document will replace all previously published information.

1 Introduction

1.1 Overview

The MM32SPIN07 microcontrollers are based on Arm® Cortex®-M0 core. These devices have a maximum frequency of 72MHz, built-in 32KB Flash storage, and contain an extensive range of peripherals and I/O ports. These devices contain one 12-bit ADC, one comparator, one 16-bit advanced timer, one 16-bit and 32-bit general purpose timer and three 16-bit basic timers, as well as standard communication interfaces including one I2C, two SPI or I2S and three UART interfaces.

The operating voltage of this product series is 2.0V to 5.5V, and the operating temperature range (ambient temperature) includes the industrial tier -40°C to 85°C and the extended industrial tier -40°C to 105°C. Multiple sets of power-saving modes make the design of low-power applications possible.

These rich peripheral configurations make this product suitable for a wide range of applications:

- Fan
- Pump
- Two wheel/three wheel e-bike
- Balance bike/scooter
- Server fan
- Ceiling fan
- Ceiling fan lights
- Stand fan
- E-tools
- Vacuum cleaner
- Drone ESC
- Refrigerator compressor
- Indoor air conditioning fan
- Outdoor air conditioning board
- Washing machine
- Robot
- Industrial inverter
- Servo
- Tripod head
- Fascia gun

This product series is available in multiple package types including LQFP48.

1.2 Key features

- Core and system
 - 32-bit Arm® Cortex®-M0
 - Frequency up to 72MHz
- Memory
 - Up to 32KB embedded Flash storage
 - Up to 8KB SRAM
 - Embedded Bootloader to support In-System-Programming (ISP)
- Clock, reset and power management
 - Power supply ranges from 2.0 to 5.5V
 - Power-on and Power-down reset (POR/PDR), Programmable voltage detector (PVD)
 - 4 to 24MHz high speed crystal oscillator
 - 8MHz factory-trimmed high speed RC oscillator
 - PLL supports CPU operating at a frequency of up to 72MHz and multiple frequency division modes
 - Internal 40KHz low speed oscillator
- Low power
 - Multiple low power modes including sleep mode, stop mode, deep stop mode and standby mode
- One DMA controller with 5 channels to support peripherals including timers, ADC, UART, I2C and SPI
- Nine timers:
 - One 16-bit 4-channel advanced timer (TIM1) providing 4-channel PWM output, with dead time generation and emergency stop functions
 - One 16-bit general purpose timer (TIM3) and one 32-bit general purpose timer (TIM2), with up to four input capture or output compare channels and can be used for infrared decode
 - Three 16-bit basic timers (TIM14 / TIM16 / TIM17), with one input capture or output compare channel and one set of complementary outputs, with functions of dead time generation, emergency stop and modulator gate circuit for IR control
 - Two watchdog timers (IWDG and WWDG)
 - One SysTick timer: 24-bit down counter
- Up to 40 fast I/O ports:
 - All I/O ports can be mapped to 16 external interrupts
 - All I/O ports can input or output signals whose voltage level are not higher than V_{DD}

Introduction

- Up to 7 communication interfaces:
 - Three UART
 - One I2C
 - Two SPI (two I2S)
- One 12-bit Analog-to-Digital converter (ADC), support 1 μ s conversion duration, with up to 13 external inputs and 2 internal inputs
 - Conversion range: 0 to V_{DDA}
 - Configurable sampling cycles and resolution
 - On-chip temperature sensor
 - On-chip voltage sensor
- One high speed analog comparator
- 32-bit hardware divider
- CRC computation unit
- 96bit unique chip ID (UID)
- Debug mode
 - Serial Wire Debug (SWD)
- Available in LQFP48 package

2 Ordering information

2.1 Ordering table

Table 2-1 Ordering table

Part numbers		SPIN07PF
CPU frequency		72 MHz
Flash KB		32
SRAM KB		8
Timers	16-bit GP	1
	32-bit GP	1
	Basic	3
	Advanced	1
Interfaces	UART	3
	I2C	1
	SPI / I2S	2
GPIO		40
12-bit ADC	Modules	1
	Channels	13
Comparator		1
Supply voltage		2.0V to 5.5V
Temperature range		-40°C to +85°C / -40°C to +105°C
Package		LQFP48

2.2 Marking information




Figure 2-1 LQFP or QFN package marking

LQFP or QFN package has the following topside marking:

- 1st line: MM32
 - Company logo + first part of product name.
- 2nd line: SPIN07PF
 - Second part of product name.
- 3rd line: xxxxxxr
 - Trace code + revision code, the “r” means chip revision.
- 4th line: yyww
 - Date code, “yy” means year and “ww” means week in date code.

3 Functional description

3.1 Block diagram




Figure 3-1 System block diagram

3.2 Core introduction

The Arm® Cortex®-M0 is the latest generation of Arm processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The Arm® Cortex®-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high performance expected from an Arm core in the memory sizes usually associated with 8- and 16-bit devices.

With its embedded ARM core, it is compatible with all ARM tools and software.

3.3 Bus introduction

The bus matrix includes one AHB inter-connection bus matrix, one AHB bus and two AHB-to-APB bridges. The bus matrix has arbitration capability for scenarios when both CPU and DMA send request simultaneously. The peripherals on the AHB bus (RCC, HWDIV, GPIO, CRC) are connected to the system bus through the AHB inter-connection matrix. The data is transferred between AHB and APB bus via AHB2APB bridge. When there's 8-bit or 16-bit access to APB register, the APB bus will extend the access to 32-bit automatically. Similarly, the AHB2APB bridge has an automatic widening function.

3.4 Memory map

Table 3-1 Memory map

Bus	Address range	Size	Peripheral
Flash	0x0000 0000 - 0x0000 7FFF	32 KB	Map to main Flash, system memory or SRAM according to boot configuration
	0x0000 0000 - 0x07FF FFFF	~128 MB	Reserved
	0x0800 0000 - 0x0800 7FFF	32 KB	Main Flash
	0x0801 0000 - 0x1FFD FFFF	~383 MB	Reserved
	0x1FFE 0000 - 0x1FFE 01FF	0.5 KB	Reserved
	0x1FFE 0200 - 0x1FFE 0FFF	3 KB	Reserved
	0x1FFE 1000 - 0x1FFE 11FF	0.5 KB	Encrypted area
	0x1FFE 1200 - 0x1FFE 1BFF	2.5 KB	Encrypted area
	0x1FFE 1C00 - 0x1FFF F3FF	~256 MB	Reserved
	0x1FFF F400 - 0x1FFF F7FF	1 KB	System memory
	0x1FFF F800 - 0x1FFF F9FF	0.5KB	Option bytes
	0x1FFF FA00 - 0x1FFF FFFF	1.5KB	Reserved
SRAM	0x2000 0000 - 0x2000 1FFF	8 KB	SRAM
	0x2000 2000 - 0x2FFF FFFF	~255 MB	Reserved
APB1	0x4000 0000 - 0x4000 03FF	1 KB	TIM2
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0800 - 0x4000 2BFF	9 KB	Reserved

Functional description

Bus	Address range	Size	Peripheral
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
	0x4000 4400 - 0x4000 47FF	1 KB	UART2
	0x4000 4800 - 0x4000 4BFF	1 KB	UART3
	0x4000 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5800 - 0x4000 6FFF	6 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 7400 - 0x4000 83FF	4 KB	Reserved
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8800 - 0x4000 BFFF	14 KB	Reserved
	0x4000 C000 - 0x4000 FFFF	16 KB	Reserved
	APB2	0x4001 0000 - 0x4001 03FF	1 KB
0x4001 0400 - 0x4001 07FF		1 KB	EXTI
0x4001 0800 - 0x4001 23FF		7 KB	Reserved
0x4001 2400 - 0x4001 27FF		1 KB	ADC
0x4001 2800 - 0x4001 2BFF		1 KB	Reserved
0x4001 2C00 - 0x4001 2FFF		1 KB	TIM1
0x4001 3000 - 0x4001 33FF		1 KB	SPI1
0x4001 3400 - 0x4001 37FF		1 KB	DBGMCU
0x4001 3800 - 0x4001 3BFF		1 KB	UART1
0x4001 3C00 - 0x4001 3FFF		1 KB	COMP
0x4001 4000 - 0x4001 43FF		1 KB	TIM14
0x4001 4400 - 0x4001 47FF		1 KB	TIM16
0x4001 4800 - 0x4001 4BFF		1 KB	TIM17
0x4001 4C00 - 0x4001 7FFF		13 KB	Reserved
AHB	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 2000 - 0x4002 23FF	1 KB	Flash Interface
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 3400 - 0x4002 FFFF	47 KB	Reserved
	0x4003 0000 - 0x4003 03FF	1 KB	HWDIV

Functional description

Bus	Address range	Size	Peripheral
	0x4003 0400 - 0x47FF FFFF	~127 MB	Reserved
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD

3.5 Flash

This product provides up to 32KB embedded Flash memory available for storing code and data.

3.6 SRAM

This product provides up to 8KB embedded SRAM.

3.7 NVIC

This product embeds a Nested Vector Interrupt Controller (NVIC), able to handle multiple maskable interrupt channels (excluding the 16 interrupt lines of the Cortex®-M0) and manage 4 programmable priority levels.

- Tightly coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Tightly coupled NVIC interfaces
- Allow early processing of interrupts
- Support high priority interrupt preemption
- Support interrupt tail-chaining
- Automatically save processor status
- Automatic restoration when the interrupt returns with no instruction overhead

This module provides flexible interrupt management with minimal interrupt latency.

3.8 EXTI

The external interrupt/event controller (EXTI) contains multiple edge detectors to capture the level changes on the I/O pins and generate interrupt/event. All I/O pins are connected to 16 external interrupt lines. Each interrupt line can be independently enabled or disabled and configured to select the trigger mode (rising edge, falling edge or both edges). A pending register can save all the interrupt request status.

The EXTI can detect the level fluctuation of an external line with a pulse width shorter than the internal APB clock period.

3.9 Clock and boot

The system clock is selected after the chip is booted. After reset, the internal 8 MHz oscillator is first used as the default system clock, then an external 4 ~ 24 MHz clock source can be used. When an invalid external clock is detected, the system will automatically mask the external clock source, turn off the PLL, and use the internal oscillator. At that time, if related interrupt monitoring switch is enabled, a corresponding interrupt request is also generated.

The clock system uses multiple pre-dividers to generate the clock for AHB and high-speed APB (APB1 and APB2) bus. The maximum frequency of AHB and high-speed APB bus clock can reach up to 72MHz.

3.10 Boot modes

During boot, BOOT0 pin and nBOOT1 bit are used to select one of three boot options:

- Boot from embedded Flash
- Boot from system memory
- Boot from embedded SRAM

The bootloader program is located in the system memory. After the Bootloader is booted from the system memory, the on-chip Flash can be reprogrammed via UART1.

3.11 Power supply schemes

- $V_{DD} = 2.0V \sim 5.5V$: I/O pins and internal voltage regulator are powered by the V_{DD} Pins.
- $V_{DDA} = 2.0V \sim 5.5V$: ADC, reset module, oscillators, and analog part of PLL are powered by the V_{DDA} pin. V_{DDA} and V_{SSA} can be connected to V_{DD} and V_{SS} respectively or be powered individually (When powered individually, the power supply should be at the same voltage level as the V_{DD} and V_{SS}).

3.12 Power supply supervisors

This product integrates the power-on reset (POR) and power-down reset (PDR) circuit. This circuit is workable in all power modes, to make sure the chip can work when the power supply voltage is over 2.0V. When the V_{DD} is lower than the preset threshold (V_{POR}/V_{PDR}), this circuit will put system to reset status.

This product also integrates a programmable voltage monitor (PVD). It can monitor the V_{DD} and V_{DDA} voltage, and make comparison with the preset threshold V_{PVD} . When V_{DD} is lower or higher than V_{PVD} , an interrupt is generated, then the interrupt handler can send warning information or put the chip into safe mode. The PVD function can be enabled through user program.

3.13 Voltage regulator

The voltage regulator is workable after the chip power-on reset (POR). The on-chip voltage regulator converts the external voltage to the voltage at which the internal logic circuit works. The voltage regulator is always in operation after the chip is reset.

3.14 Low power mode

The product supports low power mode, allowing an optimal balance among low power, short boot time and multiple wake-up events.

Sleep mode

In sleep mode, only the CPU is gated off. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

In stop mode, low power consumption can be achieved with SRAM and registers content in retention. In stop mode, HSI and HSE are powered off. The microcontroller can be woken up by the EXTI signals. EXTI signals can come from the 16 external I/O ports or PVD output.

Deep stop mode

Similar as stop mode, but with lower power consumption.

Standby mode

In standby mode, the lowest power consumption can be achieved. In this mode, the voltage regulator is powered off when the CPU is in the deep sleep mode, and all the 1.5V domain are shut down. PLL, HSI and HSE are also powered off and can be woken up and reset by the rising edge on WKUP pin, external reset on NRST pin, IWDG reset or watchdog timer. SRAM and registers content are lost in this mode. Only standby circuit are powered.

3.15 Hardware divider

This product has a hardware divider unit (HWDIV). It can automatically run the 32-bit signed or unsigned integer division operation. The HWDIV is especially useful in some high-performance applications.

3.16 DMA

This product has a 5-channel general-purpose direct memory access (DMA) controller. The DMA controller can be used for data transfer from memory to memory, peripherals to memory or memory to peripherals. The DMA controller supports the management of the ring buffer, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel has dedicated hardware DMA request logic, with support for software trigger on each channel. The length, the source address and the destination address of the

transfer can be set separately by the software.

DMA can be used for peripherals including UART, I2C, SPI, ADC, and general purpose, advanced, or basic timers.

3.17 Timers and watchdogs

This product has one advanced timer, two general purpose timers, three basic timers, two watchdog timers and one SysTick timer. The table below compares the features of advanced, general purpose and basic timers.

Table 3-2 Feature summary of advanced, general purpose and basic timers

Type	Instance	Resolution	Counter direction	pre-divider	DMA request	Capture/compare channels	Complementary output
Advanced	TIM1	16-bit	up, down, up/down	1 to 65536	Yes	4	3
General purpose	TIM2	32-bit	up, down, up/down	1 to 65536	Yes	4	No
	TIM3	16-bit	up, down, up/down	1 to 65536	Yes	4	No
Basic	TIM14	16-bit	up	1 to 65536	Yes	1	No
	TIM16 / TIM17	16-bit	up	1 to 65536	Yes	1	1

Advanced timer (TIM1)

The advanced timer includes a 16-bit counter, four capture/compare channels and three phases complementary PWM generator. It has complementary PWM outputs with dead time insertion and can be used as a complete general-purpose timer. This timer has four independent channels, each channel can be used for:

- Input capture
- Output compare
- PWM generator (center- or edge-aligned)
- Single pulse output

When this timer is used as a 16-bit general-purpose timer, it has the same function as the TIM2. When this timer is used as a 16-bit PWM generator, it can be configured to a broad duty cycle range from 0% to 100%.

In the debug mode, the counter can be frozen and the PWM output is disabled to cut off the switches controlled by these outputs.

Many features are shared with those of general-purpose TIM timers which have the same architecture. The advanced control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timer (TIM2/TIM3)

This product has up to two general-purpose timers (TIM2, TIM3). The timer has a 16- or

Functional description

32-bit counter, supporting both up and down counting, with automatically reload. The timer also has a 16-bit frequency pre-divider and four independent channels. Each channel can be used as input capture, output compare, PWM or single pulse output.

32-bit general-purpose timer

This timer has a 32-bit up and down counter, a 16-bit prescaler and four independent channels, each channel can be used as input capture, output compare, PWM or single pulse output.

16-bit general-purpose timer

This timer has a 16-bit up and down counter, a 16-bit prescaler and four independent channels, each channel can be used for input capture, output compare, PWM or single pulse output.

These general-purpose timers can also work together through the timer link function, to provide synchronization between timers and event trigger function. In debug mode, the counter can be frozen. Any general-purpose timer can be used to generate PWM output or work as basic timer. Each timer has independent DMA request.

These timers can also be used to decode incremental encoder signals and can also be used to decode one to four Hall sensors' digital output. Each timer can produce PWM outputs or be seen as a simple time reference.

Basic timer (TIM14 / TIM16 / TIM17)

The basic timer is based on a 16-bit up counter and a 16-bit prescaler. In debug mode, the counter can be frozen.

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit down counter and an 8-bit prescaler. It is clocked by an internal independent 40KHz oscillator. As it is independent of the main clock, it can run in shutdown and standby modes. It can be used to reset the entire system when a system error occurs or as a free timer to provide timeout management for applications. It can be configured to start the watchdog by software or hardware through the option byte. In debug mode, the counter can be frozen.

Window watchdog (WWDG)

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the entire system when an system error occurs. It is clocked by the main clock and has an early warning interrupt function; in debug mode, the counter can be frozen.

System tick timer (Systick)

This timer is dedicated to the real-time operating system and can also be used as a general down counter. It has the following features:

- 24-bit down counter

- Auto-reload capability
- A maskable interrupt can be generated when counter value is 0
- Programmable clock source

3.18 GPIO

Each GPIO pin can be configured by software as output (push-pull or open-drain), input (with or without pull-up or pull-down) or multiplexed peripherals function port. Most GPIO pins are shared with digital or analog functions.

If necessary, the peripheral functions of the I/O pins can be locked by specific operation to avoid accidental writing to the I/O register.

3.19 UART

This product has three UART interfaces. The UART interface supports LIN master and slave function and is compatible with ISO7816 smart card mode. The UART interface supports configurable data length of 5-, 6-, 7-, 8-, and 9-bits.

All UART interfaces support DMA operation.

3.20 I2C

This product has up to one I2C interface. The I2C bus interface can work in multi-master mode or slave mode and supports standard and fast mode.

The I2C interface supports 7-bit or 10-bit addressing.

3.21 SPI

This product has two SPI interfaces. The SPI interface can be configured as 1 to 32 bits per frame in master or slave mode, allowing up to 24 Mbps in master mode and 12 Mbps in slave mode. All SPI interfaces support DMA operation.

3.22 I2S

This product has two I2S interfaces. The I2S module shares three pins with SPI, supports half-duplex communication (transmitter or receiver only), master or slave operation, underflow flag in transmit mode (only slave), and overflow flag in receive mode (master and slave mode) and frame error flag in receive and transmit mode (only slave).

8-bit programmable linear prescaler is used to achieve precise audio sampling frequency from 8KHz to 192KHz.

The data format can be 16-bit, 24-bit or 32-bit, and the data packet frame is fixed at 16-bit (16-bit data frame) or 32-bit (16-bit, 24-bit or 32-bit data frame).

3.23 ADC

This product has one 12-bit analog/digital converter (ADC), with up to 13 external channels available, supports single-shot, single-cycle and continuous scan conversion. In the scan mode, the conversion of the sampling value on the selected group of analog inputs is automatically performed. The ADC supports DMA operation.

The analog watchdog function allows the application to monitor one or all selected channels. When the monitored signal exceeds a preset threshold, an interrupt will be generated.

Events generated by general-purpose timers (TIMx) and advanced control timers can be cascaded internally to the trigger of the ADC respectively. The application can synchronize the ADC conversion with the clock.

Temperature sensor

The temperature sensor can generate a voltage that varies linearly with temperature. The temperature sensor is internally connected to the input channel of the ADC to convert the output of the sensor to a digital value.

3.24 COMP

The product has one built-in comparator, which can be used independently (suitable for I/O ports on all terminals) or in combination with the timer. COMPs are used for a variety of functions, including:

- Trigger wake-up events in the low-power modes by analog signals
- Adjust the analog signal
- Combine with PWM outputs from timers to form a cycle-by-cycle current control loop
- Rail-to-rail comparator
- Each comparator has an optional threshold
 - Alternate I/O pins
 - The internal comparison voltage CRV can be V_{DDA} or the partial voltage value of the internal reference voltage
- Programmable hysteresis voltage
- Programmable speed and power consumption
- The output terminal can be redirected to an I/O port or multiple timer input terminal, which can trigger the following events:
 - Capture event
 - OCref_clr event (cyclic current control)
- Break event of rapidly turning off PWM

3.25 CRC

The cyclic redundancy check (CRC) module uses a fixed polynomial generator to generate a CRC code from a 32-bit data word. Among many applications, CRC is used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC60335-1 standard, it provides a method to detect flash memory errors. The CRC module can be used to calculate the signature of the software package in real time and compare it with the signature generated when the software is linked and generated.

3.26 SWD

This product equips with Arm standard Serial Wire Debug (SW-DP).

4 Pinout and assignment

4.1 Pinout diagram




Figure 4-1 LQFP48 pinout diagram

4.2 Pin assignment

Table 4-1 Pin assignment table

Pin ID ⁽³⁾	Name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Multiplex function	Additional function
LQFP48						
1	NC	-	-	-	-	-
2	PC13	I/O	TC	PC13	TIM2_CH1	-
3	PC14	I/O	TC	PC14	TIM2_CH2	-
4	PC15	I/O	TC	PC15	TIM2_CH3	-
5	PD0	I/O	TC	PD0	UART3_TX	-
	OSC_IN				I2C_SDA	
6	PD1	I/O	TC	PD1	UART3_RX	-
	OSC_OUT				I2C_SCL	
7	NRST1	I/O	-	NRST1	-	-
8	VSS	S	-	VSS	-	-
9	VDDA	S	-	VDDA	-	-
10	PA0	I/O	TC	PA0	UART2_CTS	ADC1_VIN[0]
	WKUP				TIM2_CH1/TIM2_ETR	
					SPI2_NSS/I2S2_WS	
					TIM2_CH3	
11	PA1	I/O	TC	PA1	UART2_RTS	ADC1_VIN[1]
					TIM2_CH2	COMP_INP[0]
12	PA2	I/O	TC	PA2	UART2_TX	ADC1_VIN[2]
					TIM2_CH3	COMP_INP[1]
					SPI2_NSS/I2S2_WS	
13	PA3	I/O	TC	PA3	UART2_RX	ADC1_VIN[3]
					TIM2_CH4	COMP_INP[2]
14	PA4	I/O	TC	PA4	SPI1_NSS/I2S1_WS	ADC1_VIN[4]
					TIM1_BKIN	COMP_INP[3]
					TIM14_CH1	
15	PA5	I/O	TC	PA5	I2C_SDA	
					SPI1_SCK/I2S1_CK	ADC1_VIN[5]
					TIM2_CH1/TIM2_ETR	COMP_INM[0]
					TIM1_ETR	
16	PA6	I/O	TC	PA6	I2C_SCL	
					TIM1_CH3N	
					SPI1_MISO/I2S1_MCK	ADC1_VIN[6]
					TIM3_CH1	COMP_INM[1]

Pinout and assignment

Pin ID ⁽³⁾	Name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Multiplex function	Additional function
LQFP48						
					TIM1_BKIN	
					UART2_RX	
					TIM1_ETR	
					TIM16_CH1	
					TIM1_CH3	
					COMP1_OUT	
17	PA7	I/O	TC	PA7	SPI1_MOSI/I2S1_SD	ADC1_VIN[7]
					TIM3_CH2	COMP_INM[2]
					TIM1_CH1N	
					TIM14_CH1	
					TIM17_CH1	
					TIM1_CH2N	
					TIM1_CH3N	
18	PB0	I/O	TC	PB0	TIM3_CH3	ADC1_VIN[8]
					TIM1_CH2N	
					TIM1_CH1N	
					TIM1_CH3	
19	PB1	I/O	TC	PB1	TIM14_CH1	ADC1_VIN[9]
					TIM3_CH4	
					TIM1_CH3N	
					TIM1_CH4	
					TIM1_CH2N	
					MCO	
					TIM1_CH2	
					TIM1_CH1N	
20	PB2	I/O	TC	PB2	-	-
21	PB10	I/O	TC	PB10	I2C_SCL	-
					TIM2_CH3	
					UART3_TX	
					SPI2_SCK/I2S2_CK	
22	PB11	I/O	TC	PB11	I2C_SDA	-
					TIM2_CH4	
					UART3_RX	
23	VSS	S	-	VSS	-	-
24	VDD	S	-	VDD	-	-
25	PB12	I/O	TC	PB12	SPI2_NSS/I2S2_WS	-
					SPI2_SCK/I2S2_CK	
					TIM1_BKIN	
					SPI2_MOSI/I2S2_SD	
					SPI2_MISO/I2S2_MCK	

Pinout and assignment

Pin ID ⁽³⁾	Name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Multiplex function	Additional function
LQFP48						
26	PB13	I/O	TC	PB13	SPI2_SCK/I2S2_CK	-
					SPI2_MISO/I2S2_MCK	
					TIM1_CH1N	
					SPI2_NSS/I2S2_WS	
					SPI2_MOSI/I2S2_SD	
					I2C_SCL	
					TIM1_CH3N	
					TIM2_CH1	
					UART3_CTS	
27	PB14	I/O	TC	PB14	SPI2_MISO/I2S2_MCK	-
					SPI2_MOSI/I2S2_SD	
					TIM1_CH2N	
					SPI2_SCK/I2S2_CK	
					SPI2_NSS/I2S2_WS	
					I2C_SDA	
					TIM1_CH3	
					TIM1_CH1	
					UART3_RTS	
28	PB15	I/O	TC	PB15	SPI2_MOSI/I2S2_SD	-
					SPI2_NSS/I2S2_WS	
					TIM1_CH3N	
					SPI2_MISO/I2S2_MCK	
					SPI2_SCK/I2S2_CK	
					TIM1_CH2N	
					TIM1_CH2	
29	PA8	I/O	TC	PA8	MCO	-
					TIM1_CH1	
					TIM1_CH2	
					TIM1_CH3	
30	PA9	I/O	TC	PA9	UART1_TX	-
					TIM1_CH2	
					UART1_RX	
					I2C_SCL	
					MCO	
					TIM1_CH1N	
TIM1_CH4						
31	PA10	I/O	TC	PA10	TIM17_BKIN	-
					UART1_RX	
					TIM1_CH3	
					UART1_TX	

Pinout and assignment

Pin ID ⁽³⁾	Name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Multiplex function	Additional function
LQFP48					I2C_SDA	
					TIM1_CH1	
					SPI2_SCK/I2S2_CK	
32	PA11	I/O	TC	PA11	UART3_TX	-
					UART1_CTS	
					TIM1_CH4	
					SPI2_MOSI/I2S2_SD	
					I2C_SCL	
					COMP1_OUT	
33	PA12	I/O	TC	PA12	UART3_RX	-
					UART1_RTS	
					TIM1_ETR	
					SPI2_MISO/I2S2_MCK	
					I2C_SDA	
					TIM1_CH2	
34	PA13	I/O	TC	PA13	SWDIO	-
					UART1_TX	
					SPI2_MISO/I2S2_MCK	
					MCO	
					TIM1_CH2	
					TIM1_BKIN	
35	PD2	I/O	TC	PD2	-	-
36	PD3	I/O	TC	PD3	-	-
37	PA14	I/O	TC	PA14	SWDCLK	-
					UART2_TX	
					UART1_RX	
					SPI1_NSS/I2S1_WS	
38	PA15	I/O	TC	PA15	SPI1_NSS/I2S1_WS	-
					UART2_RX	
					TIM2_CH1/TIM2_ETR	
39	PB3	I/O	TC	PB3	SPI1_SCK/I2S1_CK	ADC1_VIN[10]
					TIM2_CH2	
					UART1_TX	
					TIM2_CH3	
					TIM1_CH1	
					TIM2_CH1	
40	PB4	I/O	TC	PB4	SPI1_MISO/I2S1_MCK	ADC1_VIN[11]
					TIM3_CH1	
					UART1_RX	

Pinout and assignment

Pin ID ⁽³⁾	Name	Type ⁽¹⁾	I/O level ⁽²⁾	Main function	Multiplex function	Additional function
LQFP48					TIM17_BKIN	
					TIM1_CH2	
					TIM2_CH2	
41	PB5	I/O	TC	PB5	SPI1_MOSI/I2S1_SD	-
					TIM3_CH2	
					TIM16_BKIN	
					MCO	
					TIM1_CH3	
					TIM2_CH3	
42	PB6	I/O	TC	PB6	UART1_TX	-
					I2C_SCL	
					TIM16_CH1N	
					TIM2_CH1	
43	PB7	I/O	TC	PB7	UART1_RX	ADC1_VIN[12]
					I2C_SDA	
					TIM17_CH1N	
					UART2_TX	
44	PD5	I/O	TC	PD5	-	-
	BOOT0					
45	PB8	I/O	TC	PB8	I2C_SCL	-
					TIM16_CH1	
					UART2_RX	
46	PB9	I/O	TC	PB9	I2C_SDA	-
					TIM17_CH1	
					SPI2_NSS/I2S2_WS	
					TIM1_CH4	
47	VSS	S	-	VSS	-	-
48	VDD	S	-	VDD	-	-

1. I = input, O = output, S = power pins, HiZ = high resistance state.
2. TC: standard IO. Input signal level should not exceed VDD.
3. D = downbond

4.3 Pin multiplexing

Table 4-2 PA port multiplexing AF0-AF8

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8
PA0	-	UART2_CTS	TIM2_CH1/TIM2_ETR	SPI2_NSS/I2S2_WS	TIM2_CH3	-	-	COMP1_OUT	-
PA1	-	UART2_RTS	TIM2_CH2	-	-	-	-	-	-
PA2	-	UART2_TX	TIM2_CH3	SPI2_NSS/I2S2_WS	-	-	-	-	-
PA3	-	UART2_RX	TIM2_CH4	-	-	-	-	-	-
PA4	SPI1_NSS/I2S1_WS	-	-	TIM1_BKIN	TIM14_CH1	I2C_SDA	-	-	-
PA5	SPI1_SCK/I2S1_CK	-	TIM2_CH1/TIM2_ETR	TIM1_ETR	-	I2C_SCL	TIM1_CH3N	-	-
PA6	SPI1_MISO/I2S1_MCK	TIM3_CH1	TIM1_BKIN	UART2_RX	TIM1_ETR	TIM16_CH1	TIM1_CH3	COMP1_OUT	-
PA7	SPI1_MOSI/I2S1_SD	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	TIM1_CH2N	TIM1_CH3N	-
PA8	MCO	-	TIM1_CH1	-	-	-	TIM1_CH2	TIM1_CH3	-
PA9	-	UART1_TX	TIM1_CH2	UART1_RX	I2C_SCL	MCO	TIM1_CH1N	TIM1_CH4	-
PA10	TIM17_BKIN	UART1_RX	TIM1_CH3	UART1_TX	I2C_SDA	-	TIM1_CH1	SPI2_SCK/I2S2_CK	-
PA11	UART3_TX	UART1_CTS	TIM1_CH4	-	SPI2_MOSI/I2S2_SD	I2C_SCL	-	COMP1_OUT	-
PA12	UART3_RX	UART1_RTS	TIM1_ETR	-	SPI2_MISO/I2S2_MCK	I2C_SDA	-	TIM1_CH2	-
PA13	SWDIO	-	UART1_TX	-	SPI2_MISO/I2S2_MCK	MCO	TIM1_CH2	TIM1_BKIN	-
PA14	SWDCLK	UART2_TX	UART1_RX	SPI1_NSS/I2S1_WS	-	-	-	-	-
PA15	SPI1_NSS/I2S1_WS	UART2_RX	TIM2_CH1/TIM2_ETR	-	-	-	-	-	-

Pinout and assignment

Table 4-3 PB port multiplexing AF0-AF8

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8
PB0	-	TIM3_CH3	TIM1_CH2N	TIM1_CH1N	TIM1_CH3	-	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TIM1_CH4	TIM1_CH2N	MCO	TIM1_CH2	TIM1_CH1N	-
PB2	-	-	-	-	-	-	-	-	-
PB3	SPI1_SCK/I2S1_CK	-	TIM2_CH2	UART1_TX	TIM2_CH3	-	TIM1_CH1	TIM2_CH1	-
PB4	SPI1_MISO/I2S1_MCK	TIM3_CH1	-	UART1_RX	-	TIM17_BKIN	TIM1_CH2	TIM2_CH2	-
PB5	SPI1_MOSI/I2S1_SD	TIM3_CH2	TIM16_BKIN	MCO	-	-	TIM1_CH3	TIM2_CH3	-
PB6	UART1_TX	I2C_SCL	TIM16_CH1N	-	TIM2_CH1	-	-	-	-
PB7	UART1_RX	I2C_SDA	TIM17_CH1N	-	UART2_TX	-	-	-	-
PB8	-	I2C_SCL	TIM16_CH1	-	UART2_RX	-	-	-	-
PB9	-	I2C_SDA	TIM17_CH1	-	TIM1_CH4	SPI2_NSS/I2S2_WS	-	-	-
PB10	-	I2C_SCL	TIM2_CH3	-	UART3_TX	SPI2_SCK/I2S2_CK	-	-	-
PB11	-	I2C_SDA	TIM2_CH4	-	UART3_RX	-	-	-	-
PB12	SPI2_NSS/I2S2_WS	SPI2_SCK/I2S2_CK	TIM1_BKIN	SPI2_MOSI/I2S2_SD	SPI2_MISO/I2S2_MCK	-	-	-	-
PB13	SPI2_SCK/I2S2_CK	SPI2_MISO/I2S2_MCK	TIM1_CH1N	SPI2_NSS/I2S2_WS	SPI2_MOSI/I2S2_SD	I2C_SCL	TIM1_CH3N	TIM2_CH1	UART3_CTS
PB14	SPI2_MISO/I2S2_MCK	SPI2_MOSI/I2S2_SD	TIM1_CH2N	SPI2_SCK/I2S2_CK	SPI2_NSS/I2S2_WS	I2C_SDA	TIM1_CH3	TIM1_CH1	UART3_RTS
PB15	SPI2_MOSI/I2S2_SD	SPI2_NSS/I2S2_WS	TIM1_CH3N	SPI2_MISO/I2S2_MCK	SPI2_SCK/I2S2_CK	-	TIM1_CH2N	TIM1_CH2	-

Pinout and assignment

Table 4-4 PC port multiplexing AF0-AF8

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8
PC13	-	-	-	-	-	-	TIM2_CH1	-	-
PC14	-	-	-	-	-	-	TIM2_CH2	-	-
PC15	-	-	-	-	-	-	TIM2_CH3	-	-

Pinout and assignment

Table 4-5 PD port multiplexing AF0-AF8

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8
PD0	UART3_TX	I2C_SDA	-	-	-	-	-	-	-
PD1	UART3_RX	I2C_SCL	-	-	-	-	-	-	-
PD2	-	-	-	-	-	-	-	-	-
PD3	-	-	-	-	-	-	-	-	-
PD5	-	-	-	-	-	-	-	-	-

5 Electrical characteristics

5.1 Test condition

All voltages are referenced to V_{SS} unless otherwise stated.

5.1.1 Load capacitor

The load conditions for pin parameters measurement are shown in the Figure 5-1.




Figure 5-1 Load condition of the pin

5.1.2 Pin input voltage

The measurement of the input voltage on the pin is shown in Figure 5-2.




Figure 5-2 Pin input voltage

5.1.3 Power scheme

Electrical characteristics

Ratings" list (Table 5-1, Table 5-2 and Table 5-3) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5-1 Voltage characteristics

Symbol	Description	Minimum	Maximum	Unit
$V_{DDx}-V_{SSx}$	External main supply voltage (including V_{DDA} and V_{SSA}) ⁽¹⁾	-0.3	5.8	V
V_{IN} ⁽²⁾	Input voltage on other pins	$V_{SS}-0.3$	$V_{DD}+0.3$	

1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply system within the permitted range.
2. The maximum value of V_{IN} must be respected. Refer to the table below for the maximum allowed injected current values.

Table 5-2 Current characteristics

Symbol	Description	Maximum	Unit
$I_{VDD/VDDA}$ ⁽¹⁾	Total current through V_{DD}/V_{DDA} power pins (supply current) ⁽¹⁾	+120	mA
$I_{VSS/VSSA}$ ⁽¹⁾	Total current through V_{SS}/V_{SSA} ground pins (outflow current) ⁽¹⁾	-120	
I_{IO}	Output sink current on any I/O and control pins	+25	
	Output current on any I/O and control pins	-25	
$I_{INJ(PIN)}$ ⁽²⁾⁽³⁾	NRST pin injection current	±5	
	HSE OSC_IN pin injection current	±5	
$\sum I_{INJ(PIN)}$ ⁽⁶⁾	Other pins injection current ⁽⁵⁾	±25	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to an external power supply in the permitted range.
2. This current consumption must be correctly distributed to all I/O and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP package.
3. The reverse injection current can interfere with the analog performance of the device.
4. Positive injection is impossible on these I/Os. Positive injection won't occur when the input voltage is lower than the specified maximum value.
5. When $V_{IN} > V_{DDA}$, a positive injected current is generated; when $V_{IN} < V_{SS}$, a reverse injected current is generated. Do not exceed $I_{INJ(PIN)}$.
6. When there is simultaneous injection current for multiple inputs, the maximum value of $\sum I_{INJ(PIN)}$ is equal to the sum of the absolute values of the forward injection current and the reverse injection current (instantaneous value) .

5.3 Operating conditions

5.3.1 General operating conditions

Electrical characteristics

Table 5-3 General operating conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{HCLK}	Internal AHB clock frequency	-	-	-	72	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	-	-	72	
f _{PCLK1}	Internal APB1 clock frequency	-	-	-	72	
V _{DD}	Digital circuit operating voltage	-	2.0	3.3	5.5	V
V _{DDA}	Analog circuit operating voltage (Performance is guaranteed)	Must be the same as V _{DD} ⁽¹⁾	2.5	3.3	5.5	
	Analog circuit operating voltage (Performance is not guaranteed)		2.0	-	2.5	
P _D	Power dissipation Temperature: T _A = 85°C ⁽²⁾ or: T _A = 105°C ⁽²⁾	LQFP48	-	-	TBD	mW
T _A	Ambient temperature (industrial level)	-	-40	-	85	°C
	Ambient temperature (extended industrial level)	-	-40	-	105	°C
T _J	Junction temperature ⁽³⁾ (industrial level)	-	-40	-	105	°C
	Junction temperature ⁽³⁾ (extended industrial level)	-	-40	-	125	°C

1. It is recommended to use the same power supply for V_{DD} and V_{DDA}, the maximum permissible difference between V_{DD} and V_{DDA} is 300mV during power up and normal operation.
2. If T_A is low, higher P_D values are allowed as long as T_J (T_J=125°C is the absolute maximum rating value) does not exceed T_{Jmax}.
3. In low power dissipation state, T_A can be extended to this range as long as T_J (T_J=125°C is the absolute maximum rating value) does not exceed T_{Jmax}.

5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are provided under the ambient temperature and the V_{DD} supply voltage listed in Table 5-3.

Table 5-4 Operating conditions at power-up/power-down

Symbol	Conditions	Min.	Typ.	Max.	Unit
t _{VDD}	V _{DD} rise time t _r	1	-	∞	us
	V _{DD} fall time t _f	400	-	∞	
V _{fit} ⁽³⁾	Power-down threshold voltage	-	0	-	mV

1. Drawn from comprehensive evaluation, not tested in production.
2. The V_{DD} waveforms of chip power-on and power-down must strictly follow the t_r and t_f phase in the following waveform diagram, and no power-down is allowed during power-on process.
3. To ensure the reliability of chip power-on, all power-on should start from 0V.




Figure 5-5 Power-on and power-down waveforms

5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are provided under the ambient temperature and the V_{DD} supply voltage listed in Table 5-3.

Table 5-5 Embedded reset and power control block characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{PVD}	Level selection of programmable voltage detectors	PLS[3:0]=0000 (Rising edge)	-	1.8	-	V
		PLS[3:0]=0000 (Falling edge)	-	1.7	-	
		PLS[3:0]=0001 (Rising edge)	-	2.1	-	
		PLS[3:0]=0001 (Falling edge)	-	2.0	-	
		PLS[3:0]=0010 (Rising edge)	-	2.4	-	
		PLS[3:0]=0010 (Falling edge)	-	2.3	-	
		PLS[3:0]=0011 (Rising edge)	-	2.7	-	
		PLS[3:0]=0011 (Falling edge)	-	2.6	-	
		PLS[3:0]=0100 (Rising edge)	-	3.0	-	
		PLS[3:0]=0100 (Falling edge)	-	2.9	-	
		PLS[3:0]=0101 (Rising edge)	-	3.3	-	
		PLS[3:0]=0101 (Falling edge)	-	3.2	-	
		PLS[3:0]=0110 (Rising edge)	-	3.6	-	
		PLS[3:0]=0110 (Falling edge)	-	3.5	-	
		PLS[3:0]=0111 (Rising edge)	-	3.9	-	
		PLS[3:0]=0111 (Falling edge)	-	3.8	-	
		PLS[3:0]=1000 (Rising edge)	-	4.2	-	
		PLS[3:0]=1000 (Falling edge)	-	4.1	-	

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
		PLS[3:0]=1001 (Rising edge)	-	4.5	-	
		PLS[3:0]=1001 (Falling edge)	-	4.4	-	
		PLS[3:0]=1010 (Rising edge)	-	4.8	-	
		PLS[3:0]=1010 (Falling edge)	-	4.7	-	
V _{POR/PDR}	Power-on reset threshold	-	-	1.65	-	V
V _{hyst_PDR}	PDR hysteresis	-	-	30	-	mV
T _{RSTTEMPO} ⁽²⁾	Reset duration	-	-	3	-	ms

1. The product behavior is guaranteed by design down to the minimum value V_{POR/PDR}.
2. Guaranteed by design, not tested in production.

Note: The reset duration is measured from power-on (POR reset) to the time when the user application code reads the first instruction

5.3.4 Built-in voltage reference

The parameters given in the table below are provided under the ambient temperature and the V_{DD} supply voltage listed in Table 5-3.

Table 5-6 Build-in voltage reference

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{REFINT}	Built-in voltage reference	-40°C < T _A < 105°C	-	1.2	-	V
T _{s_vrefint} ⁽¹⁾	ADC sampling time when readout built-in voltage reference	-	-	11.8	-	us

1. The shortest sampling time is obtained through multiple tests

5.3.5 Supply current characteristics

The current consumption is a function of multiple parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequency, I/O pin switching rate, program location in memory and executed binary code. All Run-mode current consumption measurements given in this section are performed with a set of reduced code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode, and connected to a static level - V_{DD} or V_{SS} (no load)
- All peripherals are disabled unless explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting cycle, 24 ~ 48 MHz is 1 waiting cycle, 48 ~ 72 MHz is 2 waiting cycles).

Electrical characteristics

- The instruction prefetching function is on. When the peripherals are enabled: $f_{PCLK1} = f_{HCLK}$.

Note: The instruction prefetching function must be set before setting the clock and bus divider.

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 5-3.

Table 5-7 Typical current consumption in Run mode

Symbol	Parameters	Condition	f_{HCLK} (Hz)	Typical All peripherals enabled				Typical All peripherals disabled				Unit
				-40°C	25°C	85°C	105°C	-40°C	25°C	85°C	105°C	
I_{DD}	Supply current in Run mode	Internal clock source	72M	16.26	16.22	16.30	16.19	10.15	10.12	10.20	10.10	mA
			48M	12.38	12.35	12.32	12.30	8.31	8.27	8.25	8.24	
			24M	7.81	7.74	7.72	7.71	5.78	5.70	5.68	5.68	
			8M	2.64	2.62	2.64	2.67	1.96	1.94	1.96	2.00	
			4M	1.99	1.98	2.01	2.03	1.61	1.60	1.63	1.63	
			2M	1.21	1.19	1.21	1.25	1.02	1.00	1.02	1.06	
			1M	0.81	0.79	0.81	0.84	0.72	0.69	0.71	0.75	
			500K	0.62	0.59	0.61	0.64	0.57	0.54	0.56	0.59	
			125K	0.47	0.44	0.46	0.49	0.46	0.43	0.45	0.48	

Table 5-8 Typical current consumption in Sleep mode

Symbol	Parameters	Condition	f_{HCLK} (Hz)	Typical All peripherals enabled				Typical All peripherals disabled				Unit
				-40°C	25°C	85°C	105°C	-40°C	25°C	85°C	105°C	
I_{DD}	Supply current in Sleep mode	Internal clock source	72M	10.25	10.13	10.02	9.92	4.13	4.04	3.99	3.94	mA
			48M	7.18	7.06	6.97	6.90	3.09	3.30	2.95	2.92	
			24M	4.10	4.00	3.94	3.90	2.06	1.97	1.93	1.91	
			8M	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			4M	1.91	1.87	1.80	1.19	1.54	1.51	1.34	0.82	
			2M	1.16	1.11	1.15	1.18	0.97	0.93	0.96	1.00	
			1M	0.79	0.74	0.77	0.80	0.70	0.65	0.67	0.71	
			500K	0.60	0.56	0.58	0.61	0.56	0.51	0.53	0.56	
			125K	0.46	0.42	0.43	0.49	0.45	0.41	0.42	0.45	

Table 5-9 Typical and maximum current consumption in stop and standby modes⁽¹⁾

Symbol	Parameter	Conditions	Typical	Maximum	Unit
			25°C	25°C	
I_{DD}	Supply current in stop mode	Enter stop mode after reset, $V_{DD}=3.3V$	70.22	150	μA
	Supply current in deep stop mode	Enter deep stop mode after reset, $V_{DD}=3.3V$	1.67	5	

Electrical characteristics

Symbol	Parameter	Conditions	Typical	Maximum	Unit
			25°C	25°C	
	Supply current in standby mode	IWDG disabled	0.41	3	

1. The I/O state is an analog input.




Figure 5-6 Typical current consumption in standby mode vs. temperature at $V_{DD} = 3.3V$

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- All I/O pins are in input mode, and connected to a static level - V_{DD} or V_{SS} (no load) .
- All peripherals are disabled unless otherwise specified.
- The given value is calculated by measuring the current consumption.
 - When all peripherals are clocked off
 - When only one peripheral is clocked on
- Ambient operating temperature and V_{DD} supply voltage conditions are listed in Table 5-3.

Table 5-10 On-chip peripheral current consumption ⁽¹⁾

Symbol	Parameter	Bus	Typical	Unit
I_{DD}	CRC	AHB	0.95	uA/MHz
	GPIOA		0.55	
	GPIOB		0.56	
	GPIOC		0.52	

Electrical characteristics

Symbol	Parameter	Bus	Typical	Unit
	GPIOD		0.54	
	DMA		2.1	
	HWDIV		1.2	
	TIM1	APB2	8.2	
	TIM14		2.0	
	TIM16		2.7	
	TIM17		2.8	
	SPI1		5.7	
	UART1		4.8	
	SYSCFG		0.2	
	MCUDBG		0.2	
	COMP		0.4	
	EXTI		0.1	
	ADC		4.1	
	TIM2	APB1	5.8	
	TIM3		4.4	
	UART2		5.0	
	UART3		5.0	
	SPI2		5.7	
	IWDG		0.6	
	I2C1		6.8	
	WWDG		0.2	

1. $f_{HCLK} = 72\text{MHz}$, $f_{APB1} = f_{HCLK}$, $f_{APB2} = f_{HCLK}$, the prescale coefficient of each peripheral is the default value.

Wake up time from low power mode

The wake-up time listed in the table below is measured during the wake-up process of the internal clock HSI. The clock source used to wake up the chip depends on the current operating mode:

Stop or standby mode: the clock source is the oscillator

Sleep mode: the clock source is the clock used when entering the sleep mode. All times are measured when ambient temperature and supply voltage conform to the general operating conditions listed in Table 5-3.

Table 5-11 Wake up time from low power mode

Symbol	Parameter	Conditions	Typical	Unit
$t_{WUSLEEP}$	Wake up from sleep mode	System clock is HSI	3	cycles

Symbol	Parameter	Conditions	Typical	Unit
t _{WUSTOP}	Wake up from stop mode (regulator is in Run mode)	System clock is HSI	11	μs
t _{WUDEEPSTOP}	Wake up from deep stop mode (regulator is in low power mode)	System clock is HSI	14	μs
t _{WUSTDBY}	Wake up from standby mode	PWR->CR[15:14] = 0x1	484	μs
t _{WUSTDBY}	Wake up from standby mode	PWR->CR[15:14] = 0x2	425	μs
t _{WUSTDBY}	Wake up from standby mode	PWR->CR[15:14] = 0x3	363	μs

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured by a high speed external clock source, and the ambient temperature and power supply voltage meet General operating conditions.

Table 5-12 High-speed external user clock characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾	-	-	8	32	MHz
V _{HSEH}	OSC_IN input high level voltage	-	0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input low level voltage	-	V _{SS}	-	0.3V _{DD}	V
t _{w(HSE)}	OSC_IN high or low time ⁽¹⁾	-	15	-	-	ns

1. Guaranteed by design, not tested in production




Figure 5-7 High-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this section is obtained from comprehensive characteristic evaluation with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and stabilization time at startup. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy...).

Table 5-13 HSE oscillator characteristics ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{OSC_IN}	Oscillator frequency ⁽²⁾	2V < V _{DD} < 3.6V	4	8	12	MHz
		3.0V < V _{DD} < 5.5V	8	16	24	MHz
R _F	Feedback resistor ⁽⁴⁾	-	-	1000	-	kΩ
ESR	Support crystal serial impedance (C _{L1} C _{L2} ⁽³⁾ is 16pF)	f _{OSC_IN} = 24M V _{DD} = 3V	-	-	50	Ω
		f _{OSC_IN} = 12M V _{DD} = 2V	-	-	120	Ω
I ₂	HSE current consumption	f _{OSC_IN} = 24M ESR = 30 V _{DD} = 3.3V, C _{L1} C _{L2} ⁽³⁾ is 20pF	-	1.5	-	mA
g _m	Oscillator transconductance	Start up	-	9	-	mA/V
t _{SU (HSE)} ⁽⁵⁾	Startup time	V _{DD} is s 表	-	3	-	ms

Electrical characteristics

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
2. Drawn from comprehensive evaluation.
3. For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 25 pF range (typical value) designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} usually have the same parameters. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when choosing C_{L1} and C_{L2} .
4. The relatively low R_F resistance can provide protection and avoid problems occurred when operating in a humid environment. Changes have been made to leakage and bias conditions generated in this environment. However, if the MCU is used in harsh humid conditions, such parameters need to be considered in designing.
5. $t_{SU(HSE)}$ is the startup time measured from the time the HSE is enabled by software until a stable 8MHz oscillation is obtained. This value is measured from a standard crystal resonator, and it can vary significantly with the crystal manufacturer.




Figure 5-8 Typical application with an 8 MHz crystal

5.3.7 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

High-speed internal (HSI) oscillator

Table 5-14 HSI oscillator characteristics ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{HSI}	Frequency	-	-	8	-	MHz
ACC_{HSI}	HSI oscillator deviation	$T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$	-2.5	-	+2.5	%
		$T_A = 25^{\circ}\text{C}$	-1	-	+1	%
$T_{stab(HSI)}$	HSI oscillator startup time	-	-	-	20	μs

Electrical characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _{DD(HSI)}	HSI oscillator power consumption	-	-	80	-	μA

1. V_{DD} = 3.3V, T_A = -40°C ~ 105°C, unless otherwise specified.
2. Guaranteed by design, not tested in production.

Low-speed internal (LSI) oscillator

Table 5-15 LSI oscillator characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{LSI} ⁽²⁾	Frequency	-	-	40	-	KHz
t _{SU(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	-	100	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	-	0.26	-	μA

1. V_{DD} = 3.3V, T_A = -40°C ~ 105°C, unless otherwise stated.
2. Drawn from comprehensive evaluation.
3. Guaranteed by design, not tested in production.

5.3.8 PLL characteristics

The relationship between the input clock frequency f_{PLL_IN} and output clock f_{PLL_OUT} frequency is:

$$\frac{f_{PLL_IN}}{PLL_DIV[2:0] + 1} = \frac{f_{PLL_OUT}}{PLL_MUL[6:0] + 1}$$

PLL_{MUL}[6:0] and PLL_{DIV}[2:0] are the frequency division ratio settings of the PLL frequency divider and output frequency divider.

The parameters listed in the following table are provided under ambient temperature and power supply voltage in accordance with general working conditions.

Table 5-16 PLL characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{PLL_IN}	PLL input clock ⁽²⁾	-	4	8	24	MHz
D _{PLL_IN}	PLL input clock duty cycle	-	20	-	80	%
f _{VCO}	VCO output clock	-	80	-	200	MHz
f _{PLL_OUT}	PLL output clock	-	40	-	100	MHz
I _{DD(PLL)}	PLL current consumption	-	-	1550	-	μA

1. Guaranteed by design, not tested in production.
2. Use the correct multiplication factor to ensure that the f_{PLL_OUT} is within the allowable range according to the PLL input clock frequency.

5.3.9 Memory characteristics

Table 5-17 Flash memory characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_{prog}	16-bit programming time	-	131.5		154.5	μs
t_{ERASE}	Page (1024 bytes) erase time	-	4		6	ms
t_{ME}	Mass erase time	-	30		40	ms
I_{DD}	Supply current	Read mode 40MHz			2	mA
		Write mode			1.2	mA
		Erase mode			0.6	mA

Table 5-18 Flash memory endurance and data retention ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N_{END}	Endurance		100000	-	-	Cycles
T_{DR}	Data retention	$T_{\text{A}} = 105^{\circ}\text{C}$	10	-	-	Years
		$T_{\text{A}} = 85^{\circ}\text{C}$	20	-	-	
		$T_{\text{A}} = 25^{\circ}\text{C}$	100	-	-	

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during product comprehensive evaluation.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the following table.

Electrical characteristics

Table 5-19 EMS characteristics

Symbol	Parameter	Conditions	Level/Type
V_{FESD}	Voltage limit applied to any I/O pin, resulting in malfunction	$V_{DD} = 3.3V$, $T_A = +25^{\circ}C$, $f_{HCLK} = 72MHz$. Conforming to IEC61000-4-2	2A
V_{FEFT}	Fast transient voltage burst limits to be applied through 100 pF on VDD and VSS pins to induce a functional disturbance	$V_{DD} = 3.3V$, $T_A = +25^{\circ}C$, $f_{HCLK} = 72MHz$. Conforming to IEC61000-4-4	2A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

5.3.11 Functional EMS (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts x (n+1) supply pins). This test

Electrical characteristics

conforms to the JEDEC JS-001-2017/002-2018 standard.

Static latch-up

Two complementary static latch-up tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin. This test is compliant with EIA/JESD78E IC latch-up standard.

Table 5-20 ESD & LU characteristics

Symbol	Parameter	Conditions	Maximum	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human body model)	$T_A = 25^\circ\text{C}$, conforming to ESDA/JEDEC JS-001-2017	± 6000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (Charging device model)	$T_A = 25^\circ\text{C}$, conforming to ESDA/JEDEC JS-002-2018	± 2000	V
I_{LU}	Latch-up current	$T_A = 105^\circ\text{C}$, conforming to JESD78E	± 300	mA

5.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 5-3 are used for tests. All I/O ports are CMOS compatible.

Table 5-21 I/O static characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IL}	Low level input voltage	3.3V	-	-	1.4	V
V_{IL}	Low level input voltage	5V	-	-	2.1	V
V_{IH}	High level input voltage	3.3V	2.0	-	-	V
V_{IH}	High level input voltage	5V	2.8	-	-	V
V_{hy}	Schmitt trigger hysteresis ⁽¹⁾	3.3V		0.50		V
V_{hy}	Schmitt trigger hysteresis ⁽¹⁾	5V		0.60		V
I_{lkg}	Input leakage current ⁽²⁾	3.3V	-	0.1	-	μA
I_{lkg}	Input leakage current ⁽²⁾	5V	-	0.1	-	μA
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	3.3V $V_{IN} = V_{SS}$	-	50	-	k Ω
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	5V $V_{IN} = V_{SS}$	-	50	-	k Ω
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	3.3V $V_{IN} = V_{DD}$	-	50	-	k Ω
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	5V $V_{IN} = V_{SS}$	-	50	-	k Ω
C_{IO}	I/O pin capacitance	-	-	-	1	pF

Electrical characteristics

1. Drawn from comprehensive evaluation, not tested in production.
2. If there is reverse current in the adjacent pin, the leakage current may be higher than the maximum value.
3. The pull-up and pull-down resistors are poly resistors.
4. The value of the above input level corresponds to the condition of CS=0.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to $\pm 20\text{mA}$.

In the user application, the number of I/O pins must ensure that the drive current must be limited to respect the absolute maximum rating specified in Table 5-1:

- The sum of the currents sourced by all the I/O pins on V_{DD} , plus the maximum operating current that the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating I_{VDD} .
- The sum of the currents drawn by all I/O ports and flowing out of V_{SS} , plus the maximum operating current of the MCU flowing out on V_{SS} , cannot exceed the absolute maximum rating I_{VSS} .

Output voltage levels

Unless otherwise stated, the parameters listed in the table below are provided under the ambient temperature and VDD supply voltage in accordance with the conditions summarized in Table 5-3. All I/O ports are CMOS compatible.

Table 5-22 Output voltage static characteristics

SPEED[1:0]	Symbol	Parameter	Conditions	Typical	Unit
11 (50MHz)	$V_{OL}^{(1)}$	Output low voltage	$ I_{IO} = 6\text{mA}$, $V_{DD} = 3.3\text{V}$	0.16	V
	$V_{OH}^{(2)}$	Output high voltage		3.11	
	$V_{OL}^{(1)(3)}$	Output low voltage	$ I_{IO} = 8\text{mA}$, $V_{DD} = 3.3\text{V}$	0.2	
	$V_{OH}^{(2)(3)}$	Output high voltage		3.05	
	$V_{OL}^{(2)(3)}$	Output low voltage	$ I_{IO} = 20\text{mA}$, $V_{DD} = 3.3\text{V}$	0.57	
	$V_{OH}^{(2)(3)}$	Output high voltage		2.62	
10 (2MHz)	$V_{OL}^{(1)}$	Output low voltage	$ I_{IO} = 6\text{mA}$, $V_{DD} = 3.3\text{V}$	0.31	
	$V_{OH}^{(2)}$	Output high voltage		2.93	
	$V_{OL}^{(1)(3)}$	Output low voltage	$ I_{IO} = 8\text{mA}$, $V_{DD} = 3.3\text{V}$	0.42	
	$V_{OH}^{(2)(3)}$	Output high voltage		2.79	
	$V_{OL}^{(2)(3)}$	Output low voltage	$ I_{IO} = 20\text{mA}$, $V_{DD} = 3.3\text{V}$	-	
	$V_{OH}^{(2)(3)}$	Output high voltage		-	
01 (10MHz)	$V_{OL}^{(1)}$	Output low voltage	$ I_{IO} = 6\text{mA}$, $V_{DD} = 3.3\text{V}$	0.31	
	$V_{OH}^{(2)}$	Output high voltage		2.93	

Electrical characteristics

SPEED[1:0]	Symbol	Parameter	Conditions	Typical	Unit
	$V_{OL}^{(1)(3)}$	Output low voltage	$ I_{IO} = 8\text{mA}$, $V_{DD} = 3.3\text{V}$	0.42	
	$V_{OH}^{(2)(3)}$	Output high voltage		2.79	
	$V_{OL}^{(2)(3)}$	Output low voltage	$ I_{IO} = 20\text{mA}$, $V_{DD} = 3.3\text{V}$	-	
	$V_{OH}^{(2)(3)}$	Output high voltage		-	

1. The current I_{IO} drawn by the chip must always follow the absolute maximum ratings given in the table, and the sum of I_{IO} (all I/O pins and control pins) cannot exceed I_{VSS} .
2. The current I_{IO} output by the chip must always follow the absolute maximum ratings given in the table, and the sum of I_{IO} (all I/O pins and control pins) cannot exceed I_{VDD} .
3. Drwan from comprehensive evaluation.

Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in the following figure and table, respectively.

Unless otherwise stated, the parameters listed in the following table are provided under the ambient temperature and supply voltage in accordance with the condition Table 5-3.

Table 5-23 I/O AC characteristics ⁽¹⁾⁽²⁾⁽³⁾

SPEED[1:0]	Symbol	Parameter	Conditions	Typical	Unit		
11	$t_{f(I/O)out}$	Output fall time	$C_L = 50\text{pF}$ $V_{DD} = 3.3\text{V}$	4.4	ns		
	$t_{r(I/O)out}$	Output rise time		4.4	ns		
10	$t_{f(I/O)out}$	Output fall time		$C_L = 50\text{pF}$ $V_{DD} = 3.3\text{V}$	10.9	ns	
	$t_{r(I/O)out}$	Output rise time			10.6	ns	
01	$t_{f(I/O)out}$	Output fall time			$C_L = 50\text{pF}$ $V_{DD} = 3.3\text{V}$	10.9	ns
	$t_{r(I/O)out}$	Output rise time				10.8	ns

1. The speed of the I/O port can be configured through $MODEx[1:0]$. Refer to the description of the GPIO port configuration register in this chip user manual.
2. The maximum frequency is defined in Figure 5-9.
3. Guaranteed by design, not tested in production.




Figure 5-9 I/O AC characteristics

5.3.13 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, R_{PU} .

Unless otherwise stated, the parameters listed in the table below are measured under the ambient temperature and V_{DD} supply voltage in accordance with the condition summarized in Table 5-3.

Table 5-24 NRST pin characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{IL(NRST)}^{(1)}$	NRST input low voltage	$V_{DD}=3.3V$	-	-	1.4	V
$V_{IH(NRST)}^{(1)}$	NRST input high voltage	$V_{DD}=3.3V$	2.0	-	-	V
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis	$V_{DD}=3.3V$		0.6		V
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	50	60	75	k Ω
$V_{F(NRST)}^{(1)}$	NRST input filtered pulse	-	-	-	1.0	μS
$V_{NF(NRST)}^{(1)}$	NRST input not filtered pulse	-	4.0	-	-	μS

1. Guaranteed by design, not tested in production.
2. Pull-up and pull-down resistors are MOS.




Figure 5-10 Recommended NRST pin protection

1. The reset network is to prevent parasitic reset
2. The user must ensure that the potential of the NRST pin is below the maximum $V_{IL(NRST)}$ listed in Table 5-24, otherwise the MCU cannot be reset.

5.3.14 Timer characteristics

The parameters listed in the following table are guaranteed by design.

For details on the characteristics of the input and output multiplex function pins (output compare, input capture, external clock, PWM output), see section 5.3.12 I/O port characteristics.

Table 5-25 TIMx (1) characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit
$t_{res(TIM)}$	Timer resolution	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 72MHz$	13.89	-	ns
f_{EXT}	External clock frequency of channel 1 to 4	-	0	-	MHz
		$f_{TIMxCLK} = 72MHz$	0	72	
Res_{TIM}	Timer resolution	-	-	16	bit
$t_{COUNTER}$	16-bit counter period	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 72MHz$	0.01389	910.2	μs
t_{MAX_COUNT}	Maximum possible counter value (TIM_PSC adjustable)	-	-	65536*65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 72MHz$	-	59.7	S

Symbol	Parameter	Condition	Minimum	Maximum	Unit
t_{MAX_IN}	TIM maximum input frequency	-	-	144	MHz

1. Guaranteed by design, not tested in production.

5.3.15 Communication interfaces

I2C interface characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and supply voltage conditions summarized in Table 5-3.

The I2C interface conforms to the standard I2C communication protocol but has the following limitations: SDA and SCL are not true open-drain pins. When configured as open-drain output, the PMOS transistor between the pin and V_{DD} is disabled, but still present.

The I2C characteristics are listed in the following table. Refer to section 5.3.12 I/O port characteristics for details on the characteristics of input/output alternate function pins (SDA and SCL).

Table 5-26 I2C characteristics

Symbol	Parameter	Standard I2C ⁽¹⁾		Fast mode I2C ⁽¹⁾		Unit
		Minimum	Maximum	Minimum	Maximum	
$t_{w(SCL)}$	SCL clock low time	$8 \cdot t_{PCLK}$	-	$8 \cdot t_{PCLK}$	-	μs
$t_{w(SCLH)}$	SCL clock high time	$6 \cdot t_{PCLK}$	-	$6 \cdot t_{PCLK}$	-	μs
$t_{su(SDA)}$	SDA setup time	$2 \cdot t_{PCLK}$	-	$2 \cdot t_{PCLK}$	-	ns
$t_{h(SDA)}$	SDA data retention time	0 ⁽³⁾	-(4)	0 ⁽³⁾	-(4)	ns
$t_{r(SDA)}$ $t_{r(SCL)}$	SDA and SCL rising time	-	1000	-	300	ns
$t_{f(SDA)}$ $t_{f(SCL)}$	SDA and SCL fall time	-	300	-	300	ns
$t_{vd(DAT)}$ ⁽⁵⁾	Data valid time	-	$6 \cdot t_{PCLK} - 1$ ⁽⁴⁾	-	$6 \cdot t_{PCLK} - 0.3$ ⁽⁴⁾	μs
$t_{vd(ACK)}$ ⁽⁶⁾	Data valid acknowledge time	-	$6 \cdot t_{PCLK} - 1$ ⁽⁴⁾	-	$6 \cdot t_{PCLK} - 0.3$ ⁽⁴⁾	μs
$t_{h(STA)}$	Start condition hold time	$8 \cdot t_{PCLK}$	-	$8 \cdot t_{PCLK}$	-	μs
$t_{su(STA)}$	Start condition setup time	$6 \cdot t_{PCLK}$	-	$6 \cdot t_{PCLK}$	-	μs
$t_{su(STO)}$	Stop condition setup time	$6 \cdot t_{PCLK}$	-	$6 \cdot t_{PCLK}$	-	μs
$t_{w(STO:STA)}$	Time from Stop condition to Start condition (bus idle)	$5 \cdot t_{PCLK}$	-	$5 \cdot t_{PCLK}$	-	μs
C_b	Capacitive load of each bus	4.7	-	1.2	-	pF

1. Guaranteed by design, not tested in production.
2. f_{PCLK1} must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.

Electrical characteristics

3. Ensure SCL drops below $0.3V_{DD}$ on falling edge before SDA crosses into the indeterminate range of $0.3V_{DD}$ to $0.7V_{DD}$.

NOTE: For controllers that cannot observe the SCL falling edge then independent measurement of the time for the SCL transition from static high (V_{DD}) to $0.3V_{DD}$ should be used to insert a delay of the SDA transition with respect to SCL.

4. The maximum $t_{h(SDA)}$ could be 3.45 us and 0.9 us for Standard mode and Fast mode, but must be less than the maximum of $t_{vd(DAT)}$ or $t_{vd(ACK)}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period ($t_{w(SCL)}$) of the SCL signal. If the clock stretches the SCL, the data must be valid by the setup time before it releases the clock.
5. $t_{vd(DAT)}$ = time for data signal from SCL LOW to SDA output.
6. $t_{vd(ACK)}$ = time for Acknowledgement signal from SCL LOW to SDA output.




Figure 5-11 I2C bus AC waveform and measurement circuit ⁽¹⁾

1. Measurement point is set to the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from

Electrical characteristics

tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in Table 5-3.

Refer to section 5.3.12 I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 5-27 SPI characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode	-	24	MHz
		Slave mode	-	12	
$t_r(SCK)$	SPI clock rise time	Load capacitance: C = 15pF	-	6	ns
$t_f(SCK)$	SPI clock fall time	Load capacitance: C = 15pF	-	6	ns
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	10	-	ns
$t_h(NSS)^{(1)}$	NSS hold time	Slave mode	10	-	ns
$t_w(SCKH)^{(1)}$	SCK high time	-	$t_{c(SCK)}/2 - 6$	$t_{c(SCK)}/2 + 6$	ns
$t_w(SCKL)^{(1)}$	SCK low time	-	$t_{c(SCK)}/2 - 6$	$t_{c(SCK)}/2 + 6$	ns
$t_{su(MI)}^{(1)}$	Data input setup time	Master mode, $f_{PCLK} = 48\text{MHz}$, prescaler = 2, high speed mode	15	-	ns
$t_{su(SI)}^{(1)}$		Slave mode	5	-	ns
$t_h(MI)^{(1)}$	Data input hold time	Master mode, $f_{PCLK} = 48\text{MHz}$, prescaler = 2, high speed mode	0	-	ns
$t_h(SI)^{(1)}$		Slave mode	5	-	ns
$t_v(MO)^{(1)}$	Data output valid time	Master mode (after enable edge)	-	15	ns
$t_v(SO)^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	15	ns

1. Drawn from comprehensive evaluation.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

Electrical characteristics




Figure 5-12 SPI timing diagram-slave mode and CPHA = 0, CPHASEL = 1

Electrical characteristics




Figure 5-13 SPI timing diagram-slave mode and CPHA = 1, CPHASEL = 1 ⁽¹⁾

1. Measurement points are set at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$




Figure 5-14 SPI timing diagram-master mode, CPHASEL = 1 ⁽¹⁾

1. Measurement points are set at CMOS levels: 0.3V_{DD} and 0.7V_{DD}.

5.3.16 ADC characteristics

Unless otherwise specified, the parameters in the table below are measured under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage in accordance with the conditions summarized in Table 5-3.

Table 5-28 ADC characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{DDA}	Supply voltage	-	2.5	3.3	5.5	V
f _{ADC}	ADC clock frequency	-	-	-	16	MHz
f _S ⁽¹⁾	Sampling frequency	-	-	-	1	MHz
f _{TRIG} ⁽¹⁾		f _{ADC} = 16MHz	-	-	1	MHz

Electrical characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
	External trigger frequency ⁽³⁾	-	-	-	16	1/f _{ADC}
V _{AIN} ⁽²⁾	Conversion voltage range	-	0	-	V _{DDA}	V
R _{AIN} ⁽¹⁾	External input impedance	-	See equation 2			kΩ
R _{ADC} ⁽¹⁾	Sampling switch resistance	-	-	-	1.5	kΩ
C _{ADC} ⁽¹⁾	Internal sample and hold capacitance	-	-	-	10	pF
t _{STAB} ⁽¹⁾	Stabilization time	-	-	-	10	μs
t _{latr} ⁽¹⁾	Delay between trigger and conversion start	-	-	-	-	1/f _{ADC}
t _s ⁽¹⁾	Sampling time	f _{ADC} = 16MHz	0.156	-	15.031	μs
			2.5	-	240.5	1/f _{ADC}
t _{CONV} ⁽¹⁾	Total conversion time (including sampling time)	f _{ADC} = 16MHz	0.9375	-	15.8125	μs
		-	15 ~ 253 (sampling t _s + successive approximation 12.5)			1/f _{ADC}
ENOB	Effective number of bits	-	-	10.7	-	bit

1. Guaranteed by comprehensive evaluation, not tested in production.
2. Guaranteed by design, not tested in production.
3. In this product, V_{REF+} is internally connected to V_{DDA}, V_{REF-} is internally connected to V_{SSA}.
4. Guaranteed by design, not tested in production.
5. For external trigger, a delay of 1/f_{ADC} must be added.

Input impedance

$$R_{AIN} < \frac{TS}{f_{ADC} \times C_{ADC} \times \ln(2^{n+2})} - R_{ADC}$$

Equation 2

The formula above is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (12-bit resolution), is derived from tests under f_{ADC} = 15MHz.

Table 5-29 Maximum R_{AIN} at f_{ADC} = 16MHz⁽¹⁾

TS (cycles)	tS (μs)	Maximum RAIN (kΩ)
2.5	0.156	0.1
8.5	0.531	4.0
14.5	0.906	7.8
29.5	1.844	17.5
42.5	2.656	25.9
56.5	3.531	34.9

Electrical characteristics

TS (cycles)	tS (μs)	Maximum RAIN (kΩ)
72.5	4.531	45.2
240.5	15.031	153.4

1. Guaranteed by design. Not tested in production.

Table 5-30 ADC static parameters ⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Typical	Unit
ET	Comprehensive error	$f_{PCLK1} = 24\text{MHz}$, $f_{ADC} = 12\text{MHz}$, $R_{AIN} < 0.1\text{ k}\Omega$, $V_{DDA} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$	-6/+3	LSB
EO	Offset error		-2/+3	
EG	Gain error		+3	
ED	Differential linearity error		-1/+2	
EL	Integral linearity error		-3/+3	

1. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any standard analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in section 5.2 Absolute maximum rating does not affect the ADC accuracy.
2. Guaranteed by comprehensive evaluation. Not tested in production.

The implications of the ADC static parameters are seen below, and the corresponding schematic diagram is shown in Figure 5-16.

- ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.
- EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.
- EG = Gain error: The deviation between the last ideal transition and the last actual transition.
- ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.
- EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.




Figure 5-15 Schematic diagram of ADC static parameters




Figure 5-16 Typical connection diagram using the ADC

1. See Table 5-28 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (related to soldering and PCB layout quality) plus the pad capacitance (roughly 7pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

PCB design recommendations

Power supply decoupling should be performed as shown in the diagram below. The 10nF capacitor in the figure must be a ceramic capacitor (good quality) , and they should be as close as possible to the MCU chip.




Figure 5-17 Power supply and reference power supply decoupling circuit

5.3.17 Temperature sensor characteristics

The temperature sensor is calculated using the formula below:

Temperature formula

$$TS_{adc} = 25 + \frac{Value * V_{DDA} - offset * 3300}{4096 * Avg_Slope}$$

Where offset is recorded in the lower 12bits of 0x1FFFF7F6

Table 5-31 Temperature sensor characteristics ⁽³⁾⁽⁴⁾

Symbol	Parameter	Minimum	Typical	Maximum	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with respect to temperature	-10	-	+10	°C
Avg_Slope ⁽¹⁾	Average slope	-	4.955	-	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25°C	-	1.465	-	V
t _{START} ⁽²⁾	Setup time	-	-	10	µS
t _{S_temp} ⁽²⁾	ADC sampling time when reading temperature	-	11.8	-	µS

1. Guaranteed by comprehensive evaluation. Not tested in production.
2. Guaranteed by design. Not tested in production.
3. The shortest sampling time can be determined by application through multiple iterations.
4. VDD = 3.3V

5.3.18 Comparator characteristics

Table 5-32 Comparator characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
t _{HYST}	Hysteresis	00(Hysteresis level) mode = 00		0		mV
		01(Hysteresis level) mode = 00		15		mV
		10(Hysteresis level) mode = 00		32		mV
		11(Hysteresis level) mode = 00		60		mV
		00(Hysteresis level) mode != 00		0		mV
		01(Hysteresis level) mode != 00		22		mV
		10(Hysteresis level) mode != 00		45		mV
		11(Hysteresis level) mode != 00		85		mV
V _{OFFSET}	Offset voltage	00(Hysteresis level)		3		mV
t _{DELAY}	Propagation delay ⁽¹⁾	00(high power mode)		TBD		ns
		01(medium power mode)		TBD		ns
		10(low power mode)		TBD		ns
		11(ultra low power mode)		TBD		ns
I _q	Average working current ⁽²⁾	00(high power mode)		45		uA
		01(medium power mode)		13		uA
		10(low power mode)		6		uA
		11(ultra low power mode)		4.6		uA

1. The time difference between output 50% flip and input 50% flip

2. Average value of total current consumption

6 Package dimensions

6.1 LQFP48




Figure 6-1 LQFP48 package dimension

1. The figure is not drawn to scale.
2. Dimensions are in millimeters.

Part identification

Table 6-1 LQFP48 package dimension details

ID	Millimeters		
	Minimum	Typical	Minimum
A	-	-	1.6
A1	0.05	-	0.15
A2	1.35	1.4	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.27
b1	0.17	0.20	0.23
c	0.13	-	0.18
c1	0.12	0.127	0.134
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	0.50BSC		
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08	-	-
R2	0.08	-	0.2
S	0.2	-	-
θ	0°	3.5°	7°
θ_1	0°	-	-
θ_2	11°	12°	13°
θ_3	11°	12°	13°

7 Part identification




Figure 7-1 Part number naming rule

8 Revision history

Table 8-1 Revision history

Date	Revision	Description
2022/05/20	Rev 1.01	1. Updated NRST & OSC application diagram 2. Added temperature range description in the marking information 3. Added ENOB to ADC parameters 4. Added AF8 to GPIO multiplexing table 5. Modified maximum value at room temperature in low power mode 6. Newly added the schematic diagram of ADC static parameters 7. Updated marking information 8. Added power consumption in Sleep mode 9. Fixed the maximum value of voltage characteristics 10. Fixed I2C communication diagram wrong description 11. Updated COMP pin name to be compatible with the description on User Manual
2022/01/04	Rev1.0	First public release