8-channel I²C Switch with Reset

Features

- Bidirectional Translator of 1:8 I²C Switch
- Active-Low Reset Input
- Three address terminals, allowing up to 8 devices on the I²C Bus
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- Allows Voltage-Level Translation Between 2.5 V, 3.3 V, and 5 V Buses
- Support Standard Mode and Fast Mode I²C Devices，0 to 400-kHz Clock Frequency
- Low RON Switches
- Latch-Up performance exceeds 200 mA per JESD 78
- ESD Protection Exceeds JESD 22
  - 3.5 kV Human-Body Model
  - 1.5 kV Charged-Device Model

Applications

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Factory Automation
- Products With I²C Slave Address Conflicts (e.g., Multiple, Identical Temp Sensors)

Description

The TPT29548 is a 1:8 bidirectional translating I²C switch. The SCL/SDA upstream pair fans out to eight downstream channels. Any single SCn/SDn channel or combination of channels can be selected, determined by the programmable control register.

If one of the downstream I²C buses is stuck in a low state, then an active-low reset ($\overline{\text{RESET}}$) input helps the TPT29548 to recover. Pulling $\overline{\text{RESET}}$ low resets the I²C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the TPT29548. This allows the use of different bus voltages on each pair, so that 2.5 V, or 3.3 V parts can communicate with 5 V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

TPT29548 is available in TSSOP24 and QFN24L package, and is characterized from −40°C to +85°C.

Function Block Diagram

Table of Contents

Revision History

Date	Revision	Notes
2020-10-16	Rev. Pre.0	Initial Version
2020-12-09	Rev. Pre.1	Added typical test data
2021-01-18	Rev. Pre.2	Updated TSSOP24 package information
2021-02-04	Rev. Pre.3	Updated Electrical data
2021-03-10	Rev. Pre.4	Updated register description
2021-06-15	Rev. A.0	Released version
2021-08-27	Rev. B.0	Updated symbol type error
2022-04-25	Rev. B.1	Add the AC timing parameter of I2C normal mode

Pin Configuration and Functions

Pin Functions

Pin			I/O	Description
Name	TSSOP/SOP	QFN		
A0	1	22	Input	Address input 0. Connect directly to VCC or ground
A1	2	23	Input	Address input 1. Connect directly to VCC or ground
$\overline{\text{RESET}}$	3	24	Input	Reset input, active LOW. Connect to VCC or pull up the power of the master side through a pull-up resistor, if not used
SD0	4	1	I/O	Data 0. Connect to the power of slave channel 0 through a pull-up resistor
SC0	5	2	I/O	Clock 0. Connect to the power of slave channel 0 through a pull-up resistor
SD1	6	3	I/O	Data 1. Connect to the power of slave channel 1 through a pull-up resistor
SC1	7	4	I/O	Clock 1. Connect to the power of slave channel 1 through a pull-up resistor
SD2	8	5	I/O	Data 2. Connect to the power of slave channel 2 through a pull-up resistor
SC2	9	6	I/O	Clock 2. Connect to the power of slave channel 2 through a pull-up resistor
SD3	10	7	I/O	Data 3. Connect to the power of slave channel 3 through a pull-up resistor
SC3	11	8	I/O	Clock 3. Connect to the power of slave channel 3 through a pull-up resistor
GND	12	9	GND	Ground
SD4	13	10	I/O	Data 4. Connect to the power of slave channel 4 through a pull-up resistor
SC4	14	11	I/O	Clock 4. Connect to the power of slave channel 4 through a pull-up resistor

Pin Functions (Continued)

Pin			I/O	Description
Name	**TSSOP/SOP**	**QFN**		
SD5	15	12	I/O	Data 5. Connect to the power of slave channel 5 through a pull-up resistor
SC5	16	13	I/O	Clock 5. Connect to the power of slave channel 5 through a pull-up resistor
SD6	17	14	I/O	Data 6. Connect to the power of slave channel 6 through a pull-up resistor
SC6	18	15	I/O	Clock 6. Connect to the power of slave channel 6 through a pull-up resistor
SD7	19	16	I/O	Data 7. Connect to the power of slave channel 7 through a pull-up resistor
SC7	20	17	I/O	Clock 7. Connect to the power of slave channel 7 through a pull-up resistor
A2	21	18	Input	Address input 2. Connect directly to VCC or ground
SCL	22	19	Input	Clock bus. Connect to VCC through a pull-up resistor
SDA	23	20	Input	Data bus. Connect to VCC through a pull-up resistor
VCC	24	21	Supply	Supply voltage

Specifications

Absolute Maximum Ratings

Parameter		Min	Max	Unit
V_{CC}	Supply voltage	−0.5	7	V
V_I	Input voltage	−0.5	7	V
I_{IK}	Input clamp current, $V_I < 0$		±20	mA
I_{OK}	Output clamp current, $V_O < 0$		±25	mA
I_{CC}	Continuous current through GND		±100	mA
T_J	Maximum Junction Temperature		125	°C
T_A	Operating Temperature Range	−45	85	°C
T_{stg}	Storage temperature	−60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) This data was taken with the JEDEC low effective thermal conductivity test board.

(3) This data was taken with the JEDEC standard multilayer test boards.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 [1]	3.5	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 [2]	1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter			Min	Max	Unit
V_{CC}	Supply voltage		2.3	5.5	V
V_{IH}	High-level input voltage	SCL, SDA	$0.7 \times V_{CC}$	5.5	V
		A2 ~ A0, $\overline{RESET}$	$0.7 \times V_{CC}$	5.5	V
V_{IL}	Low-level input voltage	SCL, SDA	−0.5	$0.3 \times V_{CC}$	V
		A2 ~ A0, $\overline{RESET}$	−0.5	$0.3 \times V_{CC}$	V
T_A	Operating Temperature Range		−40	85	°C

Thermal Information

Package Type	θ_{JA}	θ_{JC}	Unit
TSSOP24	75	25	°C/W
QFN24	65	28	°C/W

Electrical Characteristics-DC Parameters

All test conditions: V_{CC} = 2.3 V ~ 3.6 V, T_A = −40°C ~ +85°C, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply						
I_{DD}	Supply current in operating mode	V_{CC} = 5.5 V; no load; V_I = V_{CC} or GND; f_{SCL} = 100 kHz		5	30	µA
		V_{CC} = 5.5 V; no load; V_I = V_{CC} or GND; f_{SCL} = 400 kHz		14	40	µA
Istb	Standby current	V_{CC} = 5.5 V; no load; V_I = V_{CC} or GND		1.8	3	µA
V_{POR}	Power-on reset voltage，V_{CC} rising	no load; V_I = V_{CC} or GND		1.25	1.45	V
	Power-on reset voltage，V_{CC} falling		0.8	1.2		V
Input SCL; input/output SDA						
V_{IL}	LOW-level input voltage	V_{CC} = 5.5 V			$0.3V_{CC}$	V
V_{IH}	HIGH-level input voltage	V_{CC} = 5.5 V	$0.7V_{CC}$			V
I_{OL}	LOW-level output current, SDA	V_{CC} = 5.5 V, V_{OL} = 0.4 V	3			mA
	LOW-level output current, INT	V_{CC} = 5.5 V, V_{OL} = 0.6 V	3			mA
I_L	Leakage current	V_I = V_{CC} or GND	−1	0.1	1	µA
C_i	Input capacitance	V_I = GND [1]		15		pF
Select inputs A0 to A2, RESET						
V_{IL}	LOW-level input voltage	V_{CC} = 5.5 V			$0.3V_{CC}$	V
V_{IH}	HIGH-level input voltage	V_{CC} = 5.5 V	$0.7V_{CC}$			V
I_{LI}	Input leakage current	pin at V_{CC} or GND	−1	0.1	1	µA
C_i	Input capacitance	V_I = GND [1]		3		pF
Pass gate						
R_{on}	ON-state resistance	V_{CC} = 4.5 V to 5.5 V; V_O = 0.4 V; I_O = 15 mA	4	7	20	Ω
Vo(sw)	Switch output voltage	Vi(sw) = V_{CC} = 5.0 V; Io(sw) = −100 µA		3.55		V
		Vi(sw) = V_{CC} = 4.5 V to 5.5 V; Io(sw) = −100 µA	2.6		4.5	V
I_L	Leakage current	V_I = VCC or GND	−1	0.1	1	µA
C_{io}	Input/output capacitance	V_I = GND		3		pF

(1) Parameters are provided by lab bench test

Electrical Characteristics-DC parameters (Continued)

All test conditions: V_{CC} = 4.5 V ~ 5.5 V, T_A = −40°C ~ +85°C, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply						
I_{DD}	Supply current in operating mode	V_{CC} = 5.5 V; no load; V_I = V_{CC} or GND; f_{SCL} = 100 kHz		5	30	µA
		V_{CC} = 5.5 V; no load; V_I = V_{CC} or GND; f_{SCL} = 400 kHz		14	40	µA
I_{stb}	Standby current	V_{CC} = 5.5 V; no load; V_I = V_{CC} or GND		1.8	3	µA
V_{POR}	Power-on reset voltage, V_{CC} rising	no load; V_I = V_{CC} or GND		1.25	1.45	V
	Power-on reset voltage, V_{CC} falling		0.8	1.2		V
Input SCL; input/output SDA						
V_{IL}	LOW-level input voltage	V_{CC} = 5.5 V			$0.3V_{CC}$	V
V_{IH}	HIGH-level input voltage	V_{CC} = 5.5 V	$0.7V_{CC}$			V
I_{OL}	LOW-level output current, SDA	V_{CC} = 5.5 V, V_{OL} = 0.4 V	3			mA
	LOW-level output current, INT	V_{CC} = 5.5 V, V_{OL} = 0.6 V	6			mA
I_L	Leakage current	V_I = V_{CC} or GND	−1	0.1	1	µA
C_i	Input capacitance [1]	V_I = GND [1]		15		pF
Select inputs A0 to A2, RESET						
V_{IL}	LOW-level input voltage	V_{CC} = 5.5 V			$0.3V_{CC}$	V
V_{IH}	HIGH-level input voltage	V_{CC} = 5.5 V	$0.7V_{CC}$			V
I_{LI}	Input leakage current	pin at V_{CC} or GND	−1	0.1	1	µA
C_i	Input capacitance [1]	V_I = GND [1]		3		pF
Pass gate						
R_{on}	ON-state resistance	V_{CC} = 4.5 V to 5.5 V; V_O = 0.4 V; I_O = 15 mA	4	7	20	Ω
$V_{o(sw)}$	Switch output voltage	$V_{i(sw)}$ = V_{CC} = 5.0 V; $I_{o(sw)}$ = −100 µA		3.55 [1]		V
		$V_{i(sw)}$ = V_{CC} = 4.5 V to 5.5 V; $I_{o(sw)}$ = −100 µA	2.6		4.5	V
I_L	Leakage current	V_I = VCC or GND	−1	0.1	1	µA
C_{io}	Input/output capacitance [1]	V_I = GND		3		pF

(1) Parameters are provided by lab bench test

Electrical Characteristics-AC Parameters

I²C Interface Timing Requirements

Over recommended operating free-air temperature range (unless otherwise noted)

Symbol	Description	Condition	I²C Normal mode		I²C BUS-Fast mode		
			Min	Max	Min	Max	Unit
fscl	I²C clock frequency		0	100	0	400	kHz
tsch	I²C clock high time		4		0.6		µs
tscl	I²C clock low time		4.7		1.3		µs
tsp	I²C spike time			50		50	ns
tsds	I²C serial-data setup time		250		100		ns
tsdh	I²C serial-data hold time		10		0		ns
ticr	I²C input rise time			1000	20	300	ns
ticf	I²C input fall time [1]			300	20 + 0.1Cb	300	ns
tocf	I²C output fall time [1]	10-pF to 400-pF bus		300	20 + 0.1Cb	300	ns
tbuf	I²C bus free time between stop and start		4.7		1.3		µs
tsts	I²C start or repeated start condition setup		4.7		0.6		µs
tsth	I²C start or repeated start condition hold		4		0.6		µs
tsps	I²C stop condition setup		4		0.6		µs
tvd(data)	Valid data time	SCL low to SDA output valid		3.5		0.9	µs
tvd(ack)	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.5		0.9	µs
t_{PD}	Propagation delay [2]	from SDA to SDx, or SCL to SCx		0.3		0.3	ns
Cb	I²C bus capacitive load [1]			400		400	pF

(1) Cb is the total capacitance of one bus line in pF.

(2) The propagation delay is calculated from the 20 typical Ron and the 15-pF load capacitance.

Electrical Characteristics-AC Parameters (Continued)

Switching Characteristics

Over recommended operating free-air temperature range, $C_L \leq 100$ pF (unless otherwise noted)

Symbol	Description	Condition	Min	Max	Unit
$\overline{RESET}$ timing requirements					
$t_{w(rst)L}$	LOW-level reset time		4		ns
t_{rst}	Reset time	SDA clear		500	ns
$t_{REC;STA}$	Recovery time to START condition		0		ns

Parameter measurement waveforms

a. Load circuit

b. Timing diagram

Figure 1 Load Circuit for Outputs

Detailed Description

Overview

The TPT29548 is a 1:8 bidirectional translating I²C switch. The SCL/SDA upstream pair fans out to eight downstream channels. Any single SCn/SDn channel or combination of channels can be selected, determined by the programmable control register.

If one of the downstream I2C buses is stuck in a low state, then an active-low reset ($\overline{\text{RESET}}$) input helps the TPT29548 to recover. Pulling $\overline{\text{RESET}}$ low resets the I2C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the TPT29548. This allows the use of different bus voltages on each pair, so that 2.5 V, or 3.3 V parts can communicate with 5 V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

Function Block Diagram

Figure 2 Function Block Diagram

Feature Description

Figure 3 I²C BUS (2.3 V ~ 5.5 V) waveform

Device Address

Following a START condition, the bus master must output the address of the slave it is accessing. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW. The address of the TPT29548 is shown as below.

Figure 4 Slave Device Address

Control Register

Following the successful acknowledgment of the slave address, the bus master will send a byte to the TPT29548, which will be stored in the control register. If multiple bytes are received by the TPT29548, it will save the last byte received. This register can be written and read via the I²C-bus.

Figure 5 Control Register

Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the TPT29548 has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I²C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

**Control register: Write—channel selection; Read—channel status**

B7	B6	B5	B4	B3	B2	B1	B0	Command
x	x	x	x	x	x	x	0	Channel 0 disable
x	x	x	x	x	x	x	1	Channel 0 enable
x	x	x	x	x	x	0	x	Channel 1 disable
x	x	x	x	x	x	1	x	Channel 1 enable
x	x	x	x	x	0	x	x	Channel 2 disable
x	x	x	x	x	1	x	x	Channel 2 enable
x	x	x	x	0	x	x	x	Channel 3 disable
x	x	x	x	1	x	x	x	Channel 3 enable
x	x	x	0	x	x	x	x	Channel 4 disable
x	x	x	1	x	x	x	x	Channel 4 enable
x	x	0	x	x	x	x	x	Channel 5 disable
x	x	1	x	x	x	x	x	Channel 5 enable
x	0	x	x	x	x	x	x	Channel 6 disable
x	1	x	x	x	x	x	x	Channel 6 enable
0	x	x	x	x	x	x	x	Channel 7 disable
1	x	x	x	x	x	x	x	Channel 7 enable

(1) Multiple channels can be enabled at the same time. Example: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 =1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1 and 0 are disabled and channels 6, 3, and 2 are enabled. Care should be taken not to exceed the maximum bus capacitance. Default condition is all zeroes.

Reserved register

As the part of SMBUS function, the register 0X0C of TPT29548 is reserved. Any operation of these registers is not suggested.

Tape and Reel Information

D1: Reel Diameter

W1: Reel Width

Direction of Feed

| Q1 | Q2 |
| Q3 | Q4 |

W0

P0

A0

B0

K0

Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPT29548-TS5R	24-Pin TSSOP	330	22.4	6.8	8.3	1.6	8	16	Q1
TPT29548-QF8R	24-Pin QFN	330	17.6	4.3	4.3	1.1	8	12	Q1

Package Outline Dimensions

TS5R (TSSOP24)

BASE METAL

WITH PLATING

SECTION B-B

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	1.00	1.05
A3	0.39	0.44	0.49
b	0.20	—	0.29
b1	0.19	0.22	0.25
c	0.13	—	0.18
c1	0.12	0.13	0.14
D	7.70	7.80	7.90
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
θ	0	—	8°

QF8R (QFN4X4-24L)

TOP VIEW

SIDE VIEW

BOTTOM VIEW

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0	0.02	0.05
b	0.20	0.25	0.30
b1	0.23REF		
c	0.203REF		
D	3.90	4.00	4.10
D2	2.65	2.70	2.75
e	0.50BSC		
Nd	2.50BSC		
Ne	2.50BSC		
E	3.90	4.00	4.10
E2	2.65	2.70	2.75
L	0.35	0.40	0.45
h	0.25	0.30	0.35
K	0.25REF		
R	0.075REF		

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPT29548-TS5R	−40 to 85°C	24-Pin TSSOP	29548	MSL3	4,000	Green
TPT29548-QF8R	−40 to 85°C	24-Pin QFN	29548	MSL3	3,000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

🞧 ***3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.***