

## Features

- Bidirectional Translator of 1:8 I<sup>2</sup>C Switch
- Active-Low Reset Input
- Three address terminals, allowing up to 8 devices on the I<sup>2</sup>C Bus
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- Allows Voltage-Level Translation Between 2.5 V, 3.3 V, and 5 V Buses
- Support Standard Mode and Fast Mode I<sup>2</sup>C Devices, 0 to 400-kHz Clock Frequency
- Low RON Switches
- Latch-Up performance exceeds 200 mA per JESD 78
- ESD Protection Exceeds JESD 22
  - 3.5 kV Human-Body Model
  - 1.5 kV Charged-Device Model

## Applications

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Factory Automation
- Products With I<sup>2</sup>C Slave Address Conflicts (e.g., Multiple, Identical Temp Sensors)

## Description


The TPT29548 is a 1:8 bidirectional translating I<sup>2</sup>C switch. The SCL/SDA upstream pair fans out to eight downstream channels. Any single SC<sub>n</sub>/SD<sub>n</sub> channel or combination of channels can be selected, determined by the programmable control register.

If one of the downstream I<sup>2</sup>C buses is stuck in a low state, then an active-low reset ( $\overline{\text{RESET}}$ ) input helps the TPT29548 to recover. Pulling  $\overline{\text{RESET}}$  low resets the I<sup>2</sup>C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the TPT29548. This allows the use of different bus voltages on each pair, so that 2.5 V, or 3.3 V parts can communicate with 5 V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

TPT29548 is available in TSSOP24 and QFN24L package, and is characterized from -40°C to +85°C.

## Function Block Diagram




## Table of Contents

<b>Features</b> .....	1
<b>Applications</b> .....	1
<b>Description</b> .....	1
<b>Function Block Diagram</b> .....	1
<b>Revision History</b> .....	3
<b>Pin Configuration and Functions</b> .....	4
Pin Functions .....	4
<b>Specifications</b> .....	6
Absolute Maximum Ratings .....	6
ESD, Electrostatic Discharge Protection .....	6
Recommended Operating Conditions .....	6
Thermal Information .....	6
Electrical Characteristics-DC Parameters .....	7
Electrical Characteristics-AC Parameters .....	9
Parameter measurement waveforms .....	10
<b>Detailed Description</b> .....	11
Overview .....	11
Function Block Diagram .....	11
Feature Description .....	12
<b>Tape and Reel Information</b> .....	14
<b>Package Outline Dimensions</b> .....	15
TS5R (TSSOP24) .....	15
QF8R (QFN4X4-24L) .....	16
<b>Order Information</b> .....	17

## Revision History

Date	Revision	Notes
2020-10-16	Rev. Pre.0	Initial Version
2020-12-09	Rev. Pre.1	Added typical test data
2021-01-18	Rev. Pre.2	Updated TSSOP24 package information
2021-02-04	Rev. Pre.3	Updated Electrical data
2021-03-10	Rev. Pre.4	Updated register description
2021-06-15	Rev. A.0	Released version
2021-08-27	Rev. B.0	Updated symbol type error
2022-04-25	Rev. B.1	Add the AC timing parameter of I2C normal mode

## Pin Configuration and Functions



## Pin Functions

Pin			I/O	Description
Name	TSSOP/SOP	QFN		
A0	1	22	Input	Address input 0. Connect directly to VCC or ground
A1	2	23	Input	Address input 1. Connect directly to VCC or ground
$\overline{\text{RESET}}$	3	24	Input	Reset input, active LOW. Connect to VCC or pull up the power of the master side through a pull-up resistor, if not used
SD0	4	1	I/O	Data 0. Connect to the power of slave channel 0 through a pull-up resistor
SC0	5	2	I/O	Clock 0. Connect to the power of slave channel 0 through a pull-up resistor
SD1	6	3	I/O	Data 1. Connect to the power of slave channel 1 through a pull-up resistor
SC1	7	4	I/O	Clock 1. Connect to the power of slave channel 1 through a pull-up resistor
SD2	8	5	I/O	Data 2. Connect to the power of slave channel 2 through a pull-up resistor
SC2	9	6	I/O	Clock 2. Connect to the power of slave channel 2 through a pull-up resistor
SD3	10	7	I/O	Data 3. Connect to the power of slave channel 3 through a pull-up resistor
SC3	11	8	I/O	Clock 3. Connect to the power of slave channel 3 through a pull-up resistor
GND	12	9	GND	Ground
SD4	13	10	I/O	Data 4. Connect to the power of slave channel 4 through a pull-up resistor
SC4	14	11	I/O	Clock 4. Connect to the power of slave channel 4 through a pull-up resistor

## Pin Functions (Continued)

Pin			I/O	Description
Name	TSSOP/SOP	QFN		
SD5	15	12	I/O	Data 5. Connect to the power of slave channel 5 through a pull-up resistor
SC5	16	13	I/O	Clock 5. Connect to the power of slave channel 5 through a pull-up resistor
SD6	17	14	I/O	Data 6. Connect to the power of slave channel 6 through a pull-up resistor
SC6	18	15	I/O	Clock 6. Connect to the power of slave channel 6 through a pull-up resistor
SD7	19	16	I/O	Data 7. Connect to the power of slave channel 7 through a pull-up resistor
SC7	20	17	I/O	Clock 7. Connect to the power of slave channel 7 through a pull-up resistor
A2	21	18	Input	Address input 2. Connect directly to VCC or ground
SCL	22	19	Input	Clock bus. Connect to VCC through a pull-up resistor
SDA	23	20	Input	Data bus. Connect to VCC through a pull-up resistor
VCC	24	21	Supply	Supply voltage

## Specifications

### Absolute Maximum Ratings

Parameter		Min	Max	Unit
V <sub>CC</sub>	Supply voltage	-0.5	7	V
V <sub>I</sub>	Input voltage	-0.5	7	V
I <sub>IK</sub>	Input clamp current, V <sub>I</sub> < 0		±20	mA
I <sub>OK</sub>	Output clamp current, V <sub>O</sub> < 0		±25	mA
I <sub>CC</sub>	Continuous current through GND		±100	mA
T <sub>J</sub>	Maximum Junction Temperature		125	°C
T <sub>A</sub>	Operating Temperature Range	-45	85	°C
T <sub>stg</sub>	Storage temperature	-60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) This data was taken with the JEDEC low effective thermal conductivity test board.

(3) This data was taken with the JEDEC standard multilayer test boards.

### ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	3.5	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### Recommended Operating Conditions

Parameter		Min	Max	Unit	
V <sub>CC</sub>	Supply voltage	2.3	5.5	V	
V <sub>IH</sub>	High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	5.5	V
		A2 ~ A0, RESET	0.7 × V <sub>CC</sub>	5.5	V
V <sub>IL</sub>	Low-level input voltage	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>	V
		A2 ~ A0, RESET	-0.5	0.3 × V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	-40	85	°C	

### Thermal Information

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>	Unit
TSSOP24	75	25	°C/W
QFN24	65	28	°C/W

**Electrical Characteristics-DC Parameters**

 All test conditions:  $V_{CC} = 2.3\text{ V} \sim 3.6\text{ V}$ ,  $T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
$I_{DD}$	Supply current in operating mode	$V_{CC} = 5.5\text{ V}$ ; no load; $V_I = V_{CC}$ or GND; $f_{SCL} = 100\text{ kHz}$		5	30	$\mu\text{A}$
		$V_{CC} = 5.5\text{ V}$ ; no load; $V_I = V_{CC}$ or GND; $f_{SCL} = 400\text{ kHz}$		14	40	$\mu\text{A}$
$I_{stb}$	Standby current	$V_{CC} = 5.5\text{ V}$ ; no load; $V_I = V_{CC}$ or GND		1.8	3	$\mu\text{A}$
$V_{POR}$	Power-on reset voltage, $V_{CC}$ rising	no load; $V_I = V_{CC}$ or GND		1.25	1.45	V
	Power-on reset voltage, $V_{CC}$ falling		0.8	1.2		V
<b>Input SCL; input/output SDA</b>						
$V_{IL}$	LOW-level input voltage	$V_{CC} = 5.5\text{ V}$			$0.3V_{CC}$	V
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 5.5\text{ V}$	$0.7V_{CC}$			V
$I_{OL}$	LOW-level output current, SDA	$V_{CC} = 5.5\text{ V}$ , $V_{OL} = 0.4\text{ V}$	3			mA
	LOW-level output current, INT	$V_{CC} = 5.5\text{ V}$ , $V_{OL} = 0.6\text{ V}$	3			mA
$I_L$	Leakage current	$V_I = V_{CC}$ or GND	-1	0.1	1	$\mu\text{A}$
$C_i$	Input capacitance	$V_I = \text{GND}^{(1)}$		15		pF
<b>Select inputs A0 to A2, RESET</b>						
$V_{IL}$	LOW-level input voltage	$V_{CC} = 5.5\text{ V}$			$0.3V_{CC}$	V
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 5.5\text{ V}$	$0.7V_{CC}$			V
$I_{LI}$	Input leakage current	pin at $V_{CC}$ or GND	-1	0.1	1	$\mu\text{A}$
$C_i$	Input capacitance	$V_I = \text{GND}^{(1)}$		3		pF
<b>Pass gate</b>						
$R_{on}$	ON-state resistance	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ; $V_o = 0.4\text{ V}$ ; $I_o = 15\text{ mA}$	4	7	20	$\Omega$
$V_o(\text{sw})$	Switch output voltage	$V_i(\text{sw}) = V_{CC} = 5.0\text{ V}$ ; $I_o(\text{sw}) = -100\text{ }\mu\text{A}$		3.55		V
		$V_i(\text{sw}) = V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ; $I_o(\text{sw}) = -100\text{ }\mu\text{A}$	2.6		4.5	V
$I_L$	Leakage current	$V_I = V_{CC}$ or GND	-1	0.1	1	$\mu\text{A}$
$C_{io}$	Input/output capacitance	$V_I = \text{GND}$		3		pF

(1) Parameters are provided by lab bench test

**Electrical Characteristics-DC parameters (Continued)**

 All test conditions:  $V_{CC} = 4.5\text{ V} \sim 5.5\text{ V}$ ,  $T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
$I_{DD}$	Supply current in operating mode	$V_{CC} = 5.5\text{ V}$ ; no load; $V_I = V_{CC}$ or GND; $f_{SCL} = 100\text{ kHz}$		5	30	$\mu\text{A}$
		$V_{CC} = 5.5\text{ V}$ ; no load; $V_I = V_{CC}$ or GND; $f_{SCL} = 400\text{ kHz}$		14	40	$\mu\text{A}$
$I_{stb}$	Standby current	$V_{CC} = 5.5\text{ V}$ ; no load; $V_I = V_{CC}$ or GND		1.8	3	$\mu\text{A}$
$V_{POR}$	Power-on reset voltage, $V_{CC}$ rising	no load; $V_I = V_{CC}$ or GND		1.25	1.45	V
	Power-on reset voltage, $V_{CC}$ falling		0.8	1.2		V
<b>Input SCL; input/output SDA</b>						
$V_{IL}$	LOW-level input voltage	$V_{CC} = 5.5\text{ V}$			$0.3V_{CC}$	V
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 5.5\text{ V}$	$0.7V_{CC}$			V
$I_{OL}$	LOW-level output current, SDA	$V_{CC} = 5.5\text{ V}$ , $V_{OL} = 0.4\text{ V}$	3			mA
	LOW-level output current, INT	$V_{CC} = 5.5\text{ V}$ , $V_{OL} = 0.6\text{ V}$	6			mA
$I_L$	Leakage current	$V_I = V_{CC}$ or GND	-1	0.1	1	$\mu\text{A}$
$C_i$	Input capacitance <sup>(1)</sup>	$V_I = \text{GND}^{(1)}$		15		pF
<b>Select inputs A0 to A2, RESET</b>						
$V_{IL}$	LOW-level input voltage	$V_{CC} = 5.5\text{ V}$			$0.3V_{CC}$	V
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 5.5\text{ V}$	$0.7V_{CC}$			V
$I_{LI}$	Input leakage current	pin at $V_{CC}$ or GND	-1	0.1	1	$\mu\text{A}$
$C_i$	Input capacitance <sup>(1)</sup>	$V_I = \text{GND}^{(1)}$		3		pF
<b>Pass gate</b>						
$R_{on}$	ON-state resistance	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ; $V_o = 0.4\text{ V}$ ; $I_o = 15\text{ mA}$	4	7	20	$\Omega$
$V_o(\text{sw})$	Switch output voltage	$V_i(\text{sw}) = V_{CC} = 5.0\text{ V}$ ; $I_o(\text{sw}) = -100\text{ }\mu\text{A}$		3.55 <sup>(1)</sup>		V
		$V_i(\text{sw}) = V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ; $I_o(\text{sw}) = -100\text{ }\mu\text{A}$	2.6		4.5	V
$I_L$	Leakage current	$V_I = V_{CC}$ or GND	-1	0.1	1	$\mu\text{A}$
$C_{io}$	Input/output capacitance <sup>(1)</sup>	$V_I = \text{GND}$		3		pF

(1) Parameters are provided by lab bench test

**Electrical Characteristics-AC Parameters**
**I<sup>2</sup>C Interface Timing Requirements**

Over recommended operating free-air temperature range (unless otherwise noted)

Symbol	Description	Condition	I <sup>2</sup> C Normal mode		I <sup>2</sup> C BUS-Fast mode		Unit
			Min	Max	Min	Max	
fscl	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
tsch	I <sup>2</sup> C clock high time		4		0.6		μs
tscl	I <sup>2</sup> C clock low time		4.7		1.3		μs
tsp	I <sup>2</sup> C spike time			50		50	ns
tsds	I <sup>2</sup> C serial-data setup time		250		100		ns
tsdh	I <sup>2</sup> C serial-data hold time		10		0		ns
ticr	I <sup>2</sup> C input rise time			1000	20	300	ns
ticf	I <sup>2</sup> C input fall time <sup>(1)</sup>			300	20 + 0.1Cb	300	ns
toct	I <sup>2</sup> C output fall time <sup>(1)</sup>	10-pF to 400-pF bus		300	20 + 0.1Cb	300	ns
tbuf	I <sup>2</sup> C bus free time between stop and start		4.7		1.3		μs
tsts	I <sup>2</sup> C start or repeated start condition setup		4.7		0.6		μs
tsth	I <sup>2</sup> C start or repeated start condition hold		4		0.6		μs
tsps	I <sup>2</sup> C stop condition setup		4		0.6		μs
tvd(data)	Valid data time	SCL low to SDA output valid		3.5		0.9	μs
tvd(ack)	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.5		0.9	μs
t <sub>PD</sub>	Propagation delay <sup>(2)</sup>	from SDA to SDx, or SCL to SCx		0.3		0.3	ns
Cb	I <sup>2</sup> C bus capacitive load <sup>(1)</sup>			400		400	pF

(1) Cb is the total capacitance of one bus line in pF.

(2) The propagation delay is calculated from the 20 typical Ron and the 15-pF load capacitance.


**Electrical Characteristics-AC Parameters (Continued)**

**Switching Characteristics**

Over recommended operating free-air temperature range,  $C_L \leq 100$  pF (unless otherwise noted)

Symbol	Description	Condition	Min	Max	Unit
<b>RESET timing requirements</b>					
$t_{w(rst)L}$	LOW-level reset time		4		ns
$t_{rst}$	Reset time	SDA clear		500	ns
$t_{REC:STA}$	Recovery time to START condition		0		ns

**Parameter measurement waveforms**



**Figure 1 Load Circuit for Outputs**

## Detailed Description

### Overview

The TPT29548 is a 1:8 bidirectional translating I<sup>2</sup>C switch. The SCL/SDA upstream pair fans out to eight downstream channels. Any single SCn/SDn channel or combination of channels can be selected, determined by the programmable control register.

If one of the downstream I2C buses is stuck in a low state, then an active-low reset ( $\overline{\text{RESET}}$ ) input helps the TPT29548 to recover. Pulling  $\overline{\text{RESET}}$  low resets the I2C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the TPT29548. This allows the use of different bus voltages on each pair, so that 2.5 V, or 3.3 V parts can communicate with 5 V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

### Function Block Diagram




Figure 2 Function Block Diagram



### Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the TPT29548 has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

#### Control register: Write—channel selection; Read—channel status


B7	B6	B5	B4	B3	B2	B1	B0	Command
x	x	x	x	x	x	x	0	Channel 0 disable
x	x	x	x	x	x	x	1	Channel 0 enable
x	x	x	x	x	x	0	x	Channel 1 disable
x	x	x	x	x	x	1	x	Channel 1 enable
x	x	x	x	x	0	x	x	Channel 2 disable
x	x	x	x	x	1	x	x	Channel 2 enable
x	x	x	x	0	x	x	x	Channel 3 disable
x	x	x	x	1	x	x	x	Channel 3 enable
x	x	x	0	x	x	x	x	Channel 4 disable
x	x	x	1	x	x	x	x	Channel 4 enable
x	x	0	x	x	x	x	x	Channel 5 disable
x	x	1	x	x	x	x	x	Channel 5 enable
x	0	x	x	x	x	x	x	Channel 6 disable
x	1	x	x	x	x	x	x	Channel 6 enable
0	x	x	x	x	x	x	x	Channel 7 disable
1	x	x	x	x	x	x	x	Channel 7 enable

(1) Multiple channels can be enabled at the same time. Example: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1 and 0 are disabled and channels 6, 3, and 2 are enabled. Care should be taken not to exceed the maximum bus capacitance. Default condition is all zeroes.

### Reserved register

As the part of SMBUS function, the register 0X0C of TPT29548 is reserved. Any operation of these registers is not suggested.




### Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPT29548-TS5R	24-Pin TSSOP	330	22.4	6.8	8.3	1.6	8	16	Q1
TPT29548-QF8R	24-Pin QFN	330	17.6	4.3	4.3	1.1	8	12	Q1


Package Outline Dimensions

TS5R (TSSOP24)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	1.00	1.05
A3	0.39	0.44	0.49
b	0.20	—	0.29
b1	0.19	0.22	0.25
c	0.13	—	0.18
c1	0.12	0.13	0.14
D	7.70	7.80	7.90
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
θ	0	—	8°

QF8R (QFN4X4-24L)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0	0.02	0.05
b	0.20	0.25	0.30
b1	0.23REF		
c	0.203REF		
D	3.90	4.00	4.10
D2	2.65	2.70	2.75
e	0.50BSC		
Nd	2.50BSC		
Ne	2.50BSC		
E	3.90	4.00	4.10
E2	2.65	2.70	2.75
L	0.35	0.40	0.45
h	0.25	0.30	0.35
K	0.25REF		
R	0.075REF		

## Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPT29548-TS5R	-40 to 85°C	24-Pin TSSOP	29548	MSL3	4,000	Green
TPT29548-QF8R	-40 to 85°C	24-Pin QFN	29548	MSL3	3,000	Green

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

---

 **3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.**

---