

## Features

- Meet the ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 Physical Layer Standards
- Support CAN FD and Data Rates up to 5 Mbps
- Short propagation delay times and fast loop times
- 5 V power supply, I/O voltage range supports 2.8V to 5.5V MCU interface
- Very low current standby mode with bus wake-up capability
- Ideal passive behavior to CAN bus when unpowered
- Common-Mode Input Voltage:  $\pm 30$  V
- Protection feature:
  - Bus Fault protection:  $\pm 42$ V
  - VCC and VIO(V variants only) undervoltage protection
  - TXD dominant time-out function and Bus-dominant time-out function
  - Thermal shutdown protection
- Available in SOP8 package and leadless DFN3X3 package
- Qualified for Automotive Applications with AEC-Q100 Reliability Test

- All Devices Supporting Highly Loaded CAN Networks
- Automotive and Transportation
  - Body Electronics / Lighting
  - Power Train / Chassis
  - Infotainment / Cluster
  - ADAS / Safety


## Description

The TPT1044V is a CAN transceiver that meets the ISO11898 high-speed CAN (Controller Area Network) physical layer standard. The device is designed in CAN FD networks up to 5 Mbps and enhances timing margin and higher data rates in long and highly loaded networks. As the design, the device features cross-wire, overvoltage and loss of ground protection from  $-42$  V to  $+42$  V, overtemperature shutdown, and a  $-30$  V to  $+30$  V common-mode input Voltage range. The TPT1044V has a secondary power supply input for I/O level shifting the input pin thresholds and RXD output level. This family has low current standby mode with CAN BUS waked up capability. Additionally, all devices include many protection features to enhance the device and network robustness.

The TPT1044V are available in SOP-8 and DFN3X3-8L packages and is characterized from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

## Applications

### Functional Block Diagram



## Table of Contents

<b>Features</b> .....	1
<b>Applications</b> .....	1
<b>Description</b> .....	1
<b>Functional Block Diagram</b> .....	1
<b>Revision History</b> .....	3
<b>Pin Configuration and Function</b> .....	4
Pin Functions .....	4
Pin Functions .....	5
<b>Specifications</b> .....	6
Absolute Maximum Ratings .....	6
ESD, Electrostatic Discharge Protection .....	6
Recommended Operating Conditions .....	7
Thermal Information .....	7
Electrical Characteristics .....	8
<b>Detailed Description</b> .....	13
Overview .....	13
Functional Block Diagram .....	13
Feature Description .....	13
<b>Tape and Reel Information</b> .....	15
<b>Package Outline Dimensions</b> .....	16
SO1R(SOP-8) .....	16
DF6R (DFN3X3-8L) .....	17
<b>Order Information</b> .....	18

## Revision History

Date	Revision	Notes
2022-11-20	Pre.A.0	Released Version


3PEAK CONFIDENTIAL

## Pin Configuration and Function

TPT1044V

SOP8


Top View



TPT1044V

DFN3x3-8

Top View




## Pin Functions

Pin		I/O	Description
No.	Name		
1	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
2	GND	GND	Ground
3	VCC	POWER	Transceiver 5 V supply voltage
4	RXD	O	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
5	VIO	POWER	Transceiver I/O level shifting supply voltage
6	CANL	BUS I/O	Low level CAN bus input/output line
7	CANH	BUS I/O	High level CAN bus Input/output line
8	STB	I	Standby Mode control input (active high)

TPT1044

SOP8


Top View



TPT1044

DFN3x3-8

Top View



### Pin Functions

Pin		I/O	Description
No.	Name		
1	TXD	Input	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
2	GND	GND	Ground
3	VCC	Power	Transceiver 5 V supply voltage
4	RXD	Output	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
5	NC	-	Not Connected
6	CANL	Bus I/O	Low level CAN bus input/output line
7	CANH	Bus I/O	High level CAN bus input/output line
8	STB	Input	Standby Mode control input (active high)

## Specifications

### Absolute Maximum Ratings

Parameter		Min	Max	Unit
V <sub>CC</sub>	5-V Bus supply voltage range	-0.3	7	V
V <sub>IO</sub>	I/O Level-shifting voltage range	-0.3	7	V
V <sub>BUS</sub>	CAN Bus I/O voltage range (CANH, CANL)	-42	42	V
V <sub>BUS_DIFF</sub>	Differential voltage of CAN Bus, CANH - CANL	-42	42	V
V <sub>LOGIC</sub>	Logic input and output terminal voltage range (TXD, STB, RXD)	-0.3	7	V
I <sub>O_RXD</sub>	RXD (Receiver) output current	-8	8	mA
T <sub>J</sub>	Maximum junction temperature	-40	150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C
T <sub>OTP</sub>	Shutdown junction temperature		170	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) This data was taken with the JEDEC low effective thermal conductivity test board.

(3) This data was taken with the JEDEC standard multilayer test boards.

### ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
IEC	IEC Contact Discharge	IEC-61000-4-2, Bus Pin	±2	kV
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001, CAN Bus Pin	±8	kV
		ANSI/ESDA/JEDEC JS-001, All Pin	±7	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002, All Pin	±1.5	kV
LU	Latch up	Latch up per JESD78, All Pin <sup>(3)</sup>	±500	mA
V <sub>tran</sub>	ISO7637-2 transients per IEC 62228-3, CANH, CANL	Pulse 1	-100	V
		Pulse 2a	75	V
		Pulse 3a	-150	V
		Pulse 3b	100	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) Test at the temperature of 25°C.

### Recommended Operating Conditions

Parameter		Min	Max	Unit
$V_{IO}$	Input/Output Voltage	2.8	5.5	V
$V_{CC}$	Power Supply	4.5	5.5	V
$I_{OH(RXD)}$	RXD Terminal HIGH Level Output Current	-2		mA
$I_{OL(RXD)}$	RXD Terminal LOW Level Output Current		2	mA
$T_A$	Operating Ambient Temperature	-40	125	°C

### Thermal Information

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
SOP8	118	48	°C/W
DFN3x3-8	51	23	°C/W

**Electrical Characteristics**
 $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{IO} = 2.8\text{ V to }5.5\text{ V}$ ,  $R_L = 60\ \Omega$ ,  $T_A = -40^\circ\text{C to }125^\circ\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Pin V<sub>CC</sub>, (Power supply)</b>						
V <sub>CC</sub>	Supply Voltage		4.5		5.5	V
V <sub>UV_VCC</sub>	Rising undervoltage detection on V <sub>CC</sub> for protected mode		-	4.1	4.5	V
	Falling undervoltage detection on V <sub>CC</sub> for protected mode		3.6	3.9	-	V
V <sub>HYS_UVVCC</sub>	Hysteresis voltage on UV <sub>VCC</sub> <sup>(1)</sup>		-	200	-	mV
I <sub>CC</sub>	Standby mode supply current	1044V, device with the "V" suffix, Standby Mode, V <sub>TXD</sub> = V <sub>CC</sub> , R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open, V <sub>STB</sub> = V <sub>CC</sub>	-	3.5	5	μA
		1044, device without the "V" suffix, Standby Mode, V <sub>TXD</sub> = V <sub>IO</sub> , R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open, V <sub>STB</sub> = V <sub>IO</sub>	-	10	20	μA
	Normal mode supply current	Recessive, V <sub>TXD</sub> = V <sub>CC</sub> , R <sub>L</sub> = 50 Ω, C <sub>L</sub> = open, V <sub>STB</sub> = 0 V	0.5	1.3	5	mA
		Dominant, V <sub>TXD</sub> = 0 V, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open, V <sub>STB</sub> = 0 V	20	50	80	mA
		Dominant bus fault, short circuit on bus lines, V <sub>TXD</sub> = V <sub>STB</sub> = 0 V, -25V < (V <sub>CANH</sub> = V <sub>CANL</sub> ) < +25V, R <sub>L</sub> = C <sub>L</sub> = open	2	60	110	mA
	<b>PIN V<sub>IO</sub>, (I/O Level Adapter Supply)<sup>(2)</sup></b>					
V <sub>IO</sub>	Supply voltage on V <sub>IO</sub> pin		2.8	-	5.5	V
V <sub>UV_VIO</sub>	Rising undervoltage detection on V <sub>IO</sub> for protected mode		-	2.0	2.7	V
	Falling undervoltage detection on V <sub>IO</sub> for protected mode		1.3	1.9	-	V
V <sub>HYS_UVVIO</sub>	Hysteresis voltage on UV <sub>VIO</sub> for protected mode		-	100	-	mV
I <sub>IO</sub>	Standby mode supply current on pin V <sub>IO</sub>	Standby Mode, RXD Floating, V <sub>TXD</sub> = V <sub>STB</sub> = V <sub>IO</sub>	5	10	14	μA
	Normal mode supply current on pin V <sub>IO</sub>	Recessive, V <sub>STB</sub> = 0 V, V <sub>TXD</sub> = V <sub>IO</sub>	-	15	30	μA
		Dominant, V <sub>STB</sub> = 0 V, V <sub>TXD</sub> = 0 V	-	200	600	μA
<b>Pin STB, (Standby Mode Control Input)</b>						
V <sub>IH</sub>	High level input voltage		0.7 x V <sub>IO</sub>	-	V <sub>IO</sub> + 0.3	V
V <sub>IL</sub>	Low level input voltage		-0.3	-	0.3 x V <sub>IO</sub>	V
I <sub>IH</sub>	High level input current	V <sub>STB</sub> = V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	-2	0	2	μA
I <sub>IL</sub>	Low level input current	V <sub>STB</sub> = 0 V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	-20	-11	-2	μA

$I_{kg(OFF)}$	Unpowered leakage current	$V_{STB} = 5.5\text{ V}, V_{CC} = V_{IO} = 0\text{ V}$	-1	0	1	$\mu\text{A}$
<b>Pin TXD, (CAN Transmit Data Input)</b>						
$V_{IH}$	High level input voltage		$0.7 \times V_{IO}$	-	$V_{IO} + 0.3$	V
$V_{IL}$	Low level input voltage		-0.3	-	$0.3 \times V_{IO}$	V
$I_{IH}$	High level input current	$V_{TXD} = V_{CC} = V_{IO} = 5.5\text{ V}$	-2	0	2	$\mu\text{A}$
$I_{IL}$	Low level input current	$V_{TXD} = 0\text{ V}, V_{CC} = V_{IO} = 5.5\text{ V}$	-250	-160	-30	$\mu\text{A}$
$I_{LKG\_OFF}$	Unpowered leakage current	$V_{TXD} = 5.5\text{ V}, V_{CC} = V_{IO} = 5.5\text{ V}$	-1	0	1	$\mu\text{A}$
$C_i$	Input capacitance <sup>(1)</sup>		-	5	-	pF

(1) Test data based on bench test and design simulation.

(2) Typical data is based on bench test by LRC meter E4980AL.

(3) Only device with V suffix (TPT1044V) have a  $V_{IO}$  Pin, device without V suffix TPT1044  $V_{IO}$  connoted to  $V_{CC}$  internally.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>Pin RXD, (CAN Receive Data Output)</b>							
$I_{OH}$	High level output current	$V_{RXD} = V_{IO} - 0.4\text{ V}$	-8	-6	-1	mA	
$I_{OL}$	Low level output current	$V_{RXD} = 0.4\text{ V}$ , bus dominant	2	5	12	mA	
$I_{LKG\_OFF}$	Unpowered leakage current	$V_{RXD} = 5.5\text{ V}, V_{CC} = V_{IO} = 0\text{ V}$	-1	0	1	$\mu\text{A}$	
<b>Pins CANH and CANL, (CAN Bus Lines)</b>							
$V_{O\_DOM}$	Dominant bus output voltage	CANH	$V_{TXD} = 0\text{ V}, V_{STB} = 0\text{ V}, 50\ \Omega \leq R_L \leq 65\ \Omega, C_L = \text{open}, t < t_{to(dom)TXD}$	2.75	3.5	4.5	V
		CANL		0.5	1.5	2.25	V
$V_{SYM\_DC}$	DC output symmetry (dominant or recessive) ( $V_{CC} - V_{O(CANH)} - V_{O(CANL)}$ )	$V_{STB} = 0\text{ V}, R_L = 60\ \Omega, C_L = \text{open}$ ,	-0.4	-	0.84	V	
$V_{SYM}$	Transient symmetry (dominant or recessive) ( $V_{O(CANH)} + V_{O(CANL)}) / V_{CC}$ <sup>(1)</sup>	$V_{STB} = 0\text{ V}, R_L = 60\ \Omega, C_{SPLIT} = 4.7\text{ nF}, C_L = \text{open}, T_{XD} = 250\text{ kHz}, 1\text{ MHz}$	0.9	1.0	1.1	V/V	
$V_{OD\_DOM}$	Differential output voltage (dominant)	Normal mode, $t < t_{to(dom)TXD}, V_{TXD} = 0\text{ V}, V_{STB} = 0\text{ V}, 45\ \Omega \leq R_L < 50\ \Omega, C_L = \text{open}$	1.4	-	3	V	
		Normal mode, $t < t_{to(dom)TXD}, V_{TXD} = 0\text{ V}, V_{STB} = 0\text{ V}, 50\ \Omega \leq R_L \leq 65\ \Omega, C_L = \text{open}$	1.5	-	3	V	
		Normal mode, $t < t_{to(dom)TXD}, V_{TXD} = 0\text{ V}, V_{STB} = 0\text{ V}, 65\ \Omega \leq R_L \leq 70\ \Omega, C_L = \text{open}$	1.5	-	3.3	V	
		Normal mode, $t < t_{to(dom)TXD}, V_{TXD} = 0\text{ V}, V_{STB} = 0\text{ V}, R_L = 2240\ \Omega, C_L = \text{open}$	1.5	-	5	V	
$V_{OD\_REC}$	Differential output voltage (recessive)	Normal mode, $V_{TXD} = V_{CC}, V_{STB} = 0\text{ V}$ , no load	-50	-	50	mV	

		Standby mode, $V_{TXD} = V_{STB} = V_{CC}$ , no load	-150	-	150	mV
$V_{O\_REC}$	Recessive bus output voltage	Normal mode, $V_{TXD} = V_{IO} = V_{CC}$ , $V_{STB} = 0$ V, no load	2	0.5 x $V_{CC}$	3	V
		Standby mode, $V_{TXD} = V_{STB} = V_{IO} = V_{CC}$ , no load	-0.1	-	0.1	V
$V_{CM}$	Common mode range	$V_{STB} = 0$ or $V_{CC}$ or $V_{IO}$	-30	-	30	V
$V_{TH\_RX\_DIF}$	Differential receiver threshold voltage	Normal mode, $V_{STB} = 0$ V, $-30V \leq V_{CANH} / V_{CANL} \leq 30V$	0.5	0.7	0.9	V
		Standby mode, $V_{STB} = V_{IO}$ , $-30V \leq V_{CANH} / V_{CANL} \leq 30V$	0.4	0.7	1.15	V

$V_{REC\_RX}$	Receiver recessive voltage, Normal mode	$-30V \leq V_{CANH} / V_{CANL} \leq 30V$	-4	-	0.5	V
	Receiver recessive voltage, Standby mode		-4	-	0.4	V
$V_{DOM\_RX}$	Receiver dominant voltage, Normal Mode	$-30V \leq V_{CANH} / V_{CANL} \leq 30V$	0.9	-	9	V
	Receiver dominant voltage, Standby Mode		1.15	-	9	V
$V_{HYS\_RX\_DIF}$	Differential receiver hysteresis voltage	Normal mode, $-30V \leq V_{CANH} / V_{CANL} \leq 30V$	50	120	200	mV
		Standby mode, $-30V \leq V_{CANH} / V_{CANL} \leq 30V$	20	70	120	mV
$I_{O\_SC\_DOM}$	Dominant short-circuit output current	CANH $V_{STB} = 0$ V, $V_{CANH} = -15$ V to 15 V, CANL = open, $V_{TXD} = 0$ V	-125	-	-	mA
		CANL $V_{STB} = 0$ V, $V_{CANL} = -15$ V to 15 V, CANH = open, $V_{TXD} = 0$ V	-	-	125	mA
$I_{O\_SC\_RCE}$	Recessive short-circuit output current	$-27$ V $\leq V_{CANH} / V_{CANL} \leq 32$ V, $V_{TXD} = V_{CC}$ , normal modes	-5	-	5	mA
$I_{LKG\_OFF}$	Power-off (unpowered) bus input leakage current	$V_{CC} = V_{IO} = 0$ V or $V_{CC} = V_{IO}$ shorted to ground via 47k $\Omega$ , $V_{CANH} = V_{CANL} = 5$ V	-5	-	5	$\mu$ A
$R_{IN}$	Input Resistance (CANH or CANL)	$V_{TXD} = V_{CC} = V_{IO} = 5$ V, $V_{STB} = 0$ V, $-30$ V $\leq V_{CM} \leq +30$ V	10	23	30	k $\Omega$
$R_{IN\_M}$	Input Resistance Matching: $[1 - R_{IN(CANH)} / R_{IN(CANL)}] \times 100\%$	$V_{TXD} = V_{CC} = V_{IO} = 5$ V, $V_{STB} = 0$ V, $V_{CANH} = V_{CANL} = 5$ V,	-2	-	+2	%
$R_{ID}$	Differential Input Resistance	$V_{TXD} = V_{CC} = V_{IO} = 5$ V, $V_{STB} = 0$ V, $-30$ V $\leq V_{CM} \leq +30$ V	30	47	60	k $\Omega$
$C_I$	Input Capacitance to Ground (CANH or CANL) (1) (2)		-	20	-	pF
$C_{ID}$	Differential Input		-	10	-	pF

Capacitance <sup>(1) (2)</sup>					
--------------------------------	--	--	--	--	--

### AC Timing Characteristics

$V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{IO} = 2.8\text{ V to }5.5\text{ V}$ ,  $R_L = 60\ \Omega$ ,  $T_A = -40^\circ\text{C to }125^\circ\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Transceiver Switching Characteristics</b>						
$t_{pLD}$	Propagation delay time, low TXD to driver dominant (recessive to dominant) <sup>(1)</sup>	Normal mode, $V_{STB} = 0\text{ V}$ , $R_L = 60\ \Omega$ , $C_L = 100\ \text{pF}$	-	60	100	ns
$t_{pHR}$	Propagation delay time, high TXD to driver recessive (dominant to recessive) <sup>(1)</sup>		-	60	100	ns
$t_{SK\_P}$	Pulse Skew ( $ t_{pHR} - t_{pLD} $ ) <sup>(1)</sup>		-	10	35	ns
$t_R$	Differential Output Signal Rise Time <sup>(1)</sup>		-	45	-	ns
$t_F$	Differential Output Signal Fall Time <sup>(1)</sup>		-	45	-	ns
$t_{PROP\_TXDL-RXDL}$	Total loop delay, driver input (TXD) low to receiver output (RXD) low, recessive to dominant <sup>(1)</sup>	Normal mode, $V_{STB} = 0\text{ V}$ , $R_L = 60\ \Omega$ , $C_L = 100\ \text{pF}$ , $C_{L(RXD)} = 15\ \text{pF}$ ,	-	110	220	ns
$t_{PROP\_TXDH-RXDH}$	Total loop delay, driver input (TXD) high to receiver output (RXD) high, dominant to recessive <sup>(1)</sup>		-	140	220	ns
$t_{pRH}$	Propagation Delay Time, Bus Recessive Input to RXD High Output (Dominant to Recessive) <sup>(1)</sup>	$V_{STB} = 0\text{ V}$ , $C_{L(RXD)} = 15\ \text{pF}$	-	90	120	ns
$t_{pDL}$	Propagation Delay Time, Bus Dominant Input to RXD Low Output (Recessive to Dominant) <sup>(1)</sup>		-	90	120	ns
$t_{R\_R}$	RXD Output Signal Rise Time <sup>(1)</sup>		-	20	-	ns
$t_{R\_F}$	RXD Output Signal Fall Time <sup>(1)</sup>		-	20	-	ns

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>FD Timing Parameters</b>						
$t_{\text{BIT\_BUS}}$	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 500 \text{ ns}$	$V_{\text{STB}} = 0 \text{ V}$ , $R_{\text{L}} = 60 \Omega$ , $C_{\text{L}} = 100 \text{ pF}$ , $C_{\text{L(RXD)}} = 15 \text{ pF}$ , $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$	435	-	530	ns
	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		155	-	210	ns
$t_{\text{BIT\_RXD}}$	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 500 \text{ ns}$		400	-	550	ns
	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		120	-	220	ns
$\Delta t_{\text{REC}}$	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 500 \text{ ns}$		-65	-	40	ns
	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		-45	-	15	ns
<b>Device Timing Parameters</b>						
$t_{\text{TXD\_DTO}}$	TXD dominant time-out time	normal mode, $V_{\text{STB}} = 0 \text{ V}$ , $R_{\text{L}} = 60 \Omega$ , $C_{\text{L}} = \text{open}$ , $V_{\text{TXD}} = 0 \text{ V}$	0.3	2	5	ms
$t_{\text{BUS\_DTO}}$	Bus dominant time-out time <sup>(1)</sup>	Standby mode	0.3	2	5	ms
$t_{\text{BUS\_WAKE\_FILTER}}$	Bus wake-up filter time	Standby mode	0.5	1.5	5	$\mu\text{s}$
$t_{\text{dMODE}}$	Standby to normal mode delay time <sup>(1)</sup>		3	8	15	$\mu\text{s}$


(1) Test data based on bench test and design simulation

## Detailed Description

### Overview

The TPT1044 is a CAN transceiver that meets the ISO11898 High-speed CAN (Controller Area Network) physical layer standard. The device is designed in CAN FD networks up to 5 Mbps, and enhances timing margin and higher data rates in long and highly-loaded networks. As the design, the device features cross-wire, overvoltage and loss of ground protection from  $-42\text{ V}$  to  $+42\text{ V}$ , overtemperature shutdown, a  $-30\text{ V}$  to  $+30\text{ V}$  common-mode range. The TPT1044 has a secondary power supply input for I/O level shifting the input pin thresholds and RXD output level, and the device comes with standby mode which is also waked up from CAN BUS, and it includes many protection features to enhance the device and network robustness.

### Functional Block Diagram



### Feature Description

Table 1 Driver Function Table

Device	Inputs		Outputs		Driven BUS State
	STB	TXD	CANH	CANL	
All Devices	L or open	L	H	L	Dominant
		H or Open	Z	Z	Recessive
	H	X	Z	Z	Recessive

**Table 2 Receiver Function Table**

Device Mode	CAN Differential Inputs $V_{ID} = V_{CANH} - V_{CANL}$	Bus State	RXD Terminal
Normal or Standby	$V_{ID} \geq V_{IT+(MAX)}$	Dominant	L
	$V_{IT-(MIN)} < V_{ID} < V_{IT+(MAX)}$	Indeterminate	Indeterminate
	$V_{ID} \leq V_{IT-(MIN)}$	Recessive	H
	Open ( $V_{ID} \approx 0\text{ V}$ )	Open	H

### Normal Mode

A LOW level on pin STB selects Normal mode. In this mode, the transceiver will transmit and receive data via the bus lines CANH and CANL. The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and optimized to guarantee the lowest possible Electro Magnetic Emission (EME).

### Standby Mode

Activate low power Standby mode by setting STB terminal high. In this mode the bus transmitter will not send data, nor will the normal mode receiver accept data as the bus lines are biased to ground minimizing the system supply current. Only the low-power receiver will be actively monitoring the bus for activity. RXD indicates a valid wake-up event after a wake-up pattern (WUP) has been detected on the Bus. The low-power receiver is powered using only the VIO pin. This allows VCC to be removed reducing power consumption further.

The bus lines are biased to ground in Standby mode to minimize the required system supply current. The low-power receiver is supplied by VIO and is capable of detecting CAN bus activity even if VIO is the only supply voltage available to the transceiver.

### Time-out Function in TXD Dominant Mode

When the TXD pin is set to LOW, the timer of 'TXD dominant time-out' is started. If the LOW state on TXD persists for longer than  $t_{TXD\_DTO}$ , the transmitter is disabled and the bus lines are in recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state which will block all network communications. The TXD dominant time-out timer is reset as TXD is pulled to HIGH. The TXD dominant time-out time also defines the data rate should be faster than 10 kbit/s.


### Time-out Function in Bus Dominant Mode

In Standby mode, the timer of 'bus dominant time-out' is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than the  $t_{BUS\_DTO}$  bus, the RXD pin is reset to HIGH. If a bus short-circuits or a failure in one of the other nodes on the network, this function prevents a clamped dominant bus from generating a permanent wake-up request. The bus dominant time-out timer is reset when the CAN bus changes from a dominant to recessive state.

### Overtemperature Protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature,  $T_{OTP}$ , the output drivers will be disabled until the virtual junction temperature falls below  $T_{OTP}$  and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillation due to temperature drift is avoided.


### Tape and Reel Information




Order Number	Package	D1 (mm)	A0 (mm)	K0 (mm)	W0 (mm)	W1 (mm)	B0 (mm)	P0 (mm)	Pin1 Quadrant
TPT1044V-SO1R-S	SOP8	330.0	6.4	2.1	12.0	17.6	5.4	8.0	Q1
TPT1044V-DF6R-S	DFN3x3-8	330.0	3.3	1.1	12.0	17.6	3.3	8.0	Q1
TPT1044-SO1R-S	SOP8	330.0	6.4	2.1	12.0	17.6	5.4	8.0	Q1
TPT1044-DF6R-S	DFN3x3-8	330.0	3.3	1.1	12.0	17.6	3.3	8.0	Q1

Package Outline Dimensions

SO1R(SOP-8)



DF6R (DFN3X3-8L)



**Order Information**

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPT1044V-SO1R-S	-40 to 125°C	SOP8	1044V	MSL3	Tape and Reel, 4000	Green
TPT1044V-DF6R-S	-40 to 125°C	DFN3x3-8	1044V	MSL3	Tape and Reel, 4000	Green
TPT1044-SO1R-S <sup>(1)</sup>	-40 to 125°C	SOP-8	T1044	MSL3	Tape and Reel, 4000	Green
TPT1044-DF6R-S <sup>(1)</sup>	-40 to 125°C	DFN3x3-8	T1044	MSL3	Tape and Reel, 4000	Green

- (1) Future product, contact 3PEAK factory for more information and sample
- (2) Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.
- (3) MSL will be updated depending on the qualification report.

---

**+** *3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.*

---