



SUPER-SEMI



SUPER-MOSFET

Super Junction Metal Oxide Semiconductor Field Effect Transistor

650V Super Junction Power MOSFET Gen-II
SS*65R600S2

Rev. 1.2
Jun. 2022

www.supersemi.com.cn

SSF65R600S2/SSP65R600S2/SSB65R600S2 650V N-Channel Super-Junction MOSFET Gen-II

Description

SJ-FET is new generation of high voltage MOSFET family that is utilizing an advanced charge balance mechanism for outstanding low on-resistance and lower gate charge performance. This advanced technology has been tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. SJ-FET is suitable for various AC/DC power conversion in switching mode operation for higher efficiency.

Features

- Multi-Epi process SJ-FET
- 700V @T_J = 150 °C
- Typ. R_{DS(on)} = 0.54Ω
- Ultra Low Gate Charge (typ. Q_g = 11.8nC)
- 100% avalanche tested



SSF65R600S2



SSP65R600S2



SSB65R600S2



Absolute Maximum Ratings

Symbol	Parameter	SSP_B65R600S2		SSF65R600S2	Unit
V _{DSS}	Drain-Source Voltage	650			V
I _D	Drain Current -Continuous (TC = 25°C) -Continuous (TC = 100°C)	8* 5*			A
I _{DM}	Drain Current - Pulsed (Note 1)	32			A
V _{GSS}	Gate-Source voltage	±30			V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	240			mJ
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _J max)	4			A
dv/dt	Peak Diode Recovery dv/dt (Note 3)	15			V/ns
dVds/dt	Drain Source voltage slope (V _{ds} =480V)	50			V/ns
P _D	Power Dissipation (TC = 25°C)	80		30	W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150			°C
T _L	Maximum Lead Temperature for Soldering Purpose, 1/16" from Case for 10 Seconds	260			°C

* Drain current limited by maximum junction temperature. Maximum duty cycle D=0.75.

Thermal Characteristics

Symbol	Parameter	SSP_B65R600S2		SSF65R600S2	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.55		4.2	°C/W
R _{θCS}	Thermal Resistance, Case-to-Sink Typ.	0.5		-	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62		80	°C/W



Electrical Characteristics TC = 25°C unless otherwise noted


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA, T _J = 25°C	650	-	-	V
		V _{GS} = 0V, I _D = 250μA, T _J = 150°C	700	-	-	V
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250μA, Referenced to 25°C	-	0.6	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650V, V _{GS} = 0V -T _J = 125°C	-	-	1 100	μA μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30V, V _{DS} = 0V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30V, V _{DS} = 0V	-	-	-100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	3.0	4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10V, I _D = 4A	-	0.54	0.6	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 50V, V _{GS} = 0V, f = 1.0MHz	-	480	-	pF
C _{oss}	Output Capacitance		-	36	-	pF
C _{rss}	Reverse Transfer Capacitance		-	2.3	-	pF
Q _g	Total Gate Charge	V _{DS} = 400V, I _D = 4A, V _{GS} = 10V (Note 4)	-	11.8	-	nC
Q _{gs}	Gate-Source Charge		-	2.4	-	nC
Q _{gd}	Gate-Drain Charge		-	4.7	-	nC
V _{plateau}	Gate plateau voltage		-	4.8	-	V
R _g	Gate resistance	f=1 MHz, open drain	-	26	-	Ω
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DS} = 400V, I _D = 8A R _G = 25Ω, V _{GS} = 10V (Note 4)	-	17	-	ns
t _r	Turn-On Rise Time		-	26	-	ns
t _{d(off)}	Turn-Off Delay Time		-	53	-	ns
t _f	Turn-Off Fall Time		-	38	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	8	A
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	32	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0V, I _S = 8A	-	0.9	1.4	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0V, V _{DS} = 400V, I _S = 4A, dI _F /dt =100A/μs	-	240	-	ns
Q _{rr}	Reverse Recovery Charge		-	1.5	-	μC
I _{rrm}	Peak Reverse Recovery Current		-	13.5	-	A

NOTES:


1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. I_D = I_{AS}, V_{DD} = 50V, L = 30mH, Starting T_J = 25 °C
3. I_{SD} ≤ I_D, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25 °C
4. Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics


Safe operating area TC=25 °C
TO-220,TO-263




Safe operating area TC=25 °C
TO-220FullPAK



Typ. output characteristics $T_J=25\text{ }^{\circ}\text{C}$




Typ. transfer characteristics




Typical Performance Characteristics


Typ. drain-source on-state resistance




Typ. gate charge characteristics



Typ. capacitances




Normalized $V_{GS(th)}$ characteristics




Typical Performance Characteristics


Normalized on-resistance vs temperature




Forward characteristics of reverse diode



Drain-source breakdown voltage




Power dissipation






Typical Performance Characteristics

Max. transient thermal impedance
TO-220, TO-263




Max. transient thermal impedance
TO-220FullPAK






Typical Performance Characteristics

Coss stored energy




Switching times test circuit and waveform for inductive load

Switching times test circuit for inductive load




Switching time waveform




Unclamped inductive load test circuit and waveform

Unclamped inductive load test circuit




Unclamped inductive waveform





Test circuit and waveform for diode characteristics

Test circuit for diode characteristics




Diode recovery waveform






COMMON DIMENSIONS

SYMBOL	UNIT(mm)		
	MIN	NOM	MAX
E	9.86	10.16	10.36
A	4.50	4.70	4.90
A1	2.34	2.54	2.84
A4	2.56	2.76	2.96
C	0.35	0.50	0.65
D	15.50	15.87	16.25
H1	6.70REF		
e	2.54BSC		
L	12.60	12.98	13.35
L1	3.03	3.23	3.43
ΦP	3.00	3.20	3.40
F3	3.10	3.30	3.50
G3	1.20	1.35	1.60
b1	1.18	1.28	1.43
b2	0.70	0.80	0.95



COMMON DIMENIONS

SYMBOL	MIN	NOM	MAX
A	4.37	4.57	4.70
A1	1.25	1.30	1.40
A2	2.20	2.40	2.60
b	0.70	0.80	0.95
b2	1.17	1.27	1.47
c	0.45	0.50	0.60
D	15.10	15.60	16.10
D1	8.80	9.10	9.40
D2	5.50	6.30	7.10
E	9.70	10.00	10.30
E3	7.00	7.80	8.60
e	2.54 BSC		
e1	5.08 BSC		
H1	6.25	6.50	6.85
L	12.75	13.50	13.80
L1	-	3.10	3.40
ΦP	3.40	3.60	3.80
Q	2.60	2.80	3.00



COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NOM	MAX
A	4.37	4.57	4.77
A1	1.22	1.27	1.42
A2	2.49	2.69	2.89
A3	0.00	0.13	0.25
b	0.70	0.81	0.96
b1	1.17	1.27	1.47
c	0.30	0.38	0.53
D1	8.50	8.70	8.90
D4	6.60	-	-
E	9.86	10.16	10.36
E5	7.06	-	-
e	2.54 BSC		
H	14.70	15.10	15.50
H2	1.07	1.27	1.47
L	2.00	2.30	2.60
L1	1.40	1.55	1.70
L4	0.25 BSC		
θ	0°	5°	9°

DISCLAIMER

SUPER SEMICONDUCTOR reserves the right to make changes WITHOUT further notice to any products herein to improve reliability, function, or design.

For documents and material available from this datasheet, SUPER SEMICONDUCTOR does not warrant or assume any legal liability or responsibility for the accuracy, completeness of any product or technology disclosed hereunder.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, SUPER SEMICONDUCTOR hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

The products shown herein are not designed for use as critical components in medical, life-saving, or life-sustaining applications, whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Customers using or selling SUPER SEMICONDUCTOR products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify SUPER SEMICONDUCTOR for any damages arising or resulting from such use or sale.

INFORMATION

For further information on technology, delivery terms and conditions and prices, please contact SUPER SEMICONDUCTOR office or website (www.supersemi.com.cn).