




































































































































**Figure 37.1 Enter OTP Mode Sequence in QPI Mode**


## Read SFDP Mode and Unique ID Number (5Ah)

### Read SFDP Mode

Device features Serial Flash Discoverable Parameters (SFDP) mode. Host system can retrieve the operating characteristics, structure and vendor specified information such as identifying information, memory size, operating voltage and timing information of this device by SFDP mode.

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read SFDP Mode is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency  $F_R$ , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 38. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Serial Flash Discoverable Parameters (SFDP) instruction. When the highest address is reached, the address counter rolls over to 0x00h, allowing the read sequence to be continued indefinitely. The Serial Flash Discoverable Parameters (SFDP) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Serial Flash Discoverable Parameters (SFDP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



**Figure 38. Read SFDP Mode and Unique ID Number Instruction Sequence Diagram**

**Table 12. Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification**  
**Data Value (Advanced Information)**

| Description                                  | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data | Comment                            |
|----------------------------------------------|----------------------------|------------------|------|------------------------------------|
| <b>SFDP Signature</b>                        | 00h                        | 07 : 00          | 53h  | Signature [31:0]:<br>Hex: 50444653 |
|                                              | 01h                        | 15 : 08          | 46h  |                                    |
|                                              | 02h                        | 23 : 16          | 44h  |                                    |
|                                              | 03h                        | 31 : 24          | 50h  |                                    |
| <b>SFDP Minor Revision Number</b>            | 04h                        | 07 : 00          | 00h  | Star from 0x00                     |
| <b>SFDP Major Revision Number</b>            | 05h                        | 15 : 08          | 01h  | Star from 0x01                     |
| <b>Number of Parameter Headers (NPH)</b>     | 06h                        | 23 : 16          | 00h  | 1 parameter header                 |
| <b>Unused</b>                                | 07h                        | 31 : 24          | FFh  | Reserved                           |
| <b>ID Number</b>                             | 08h                        | 07 : 00          | 00h  | JEDEC ID                           |
| <b>Parameter Table Minor Revision Number</b> | 09h                        | 15 : 08          | 00h  | Star from 0x00                     |
| <b>Parameter Table Major Revision Number</b> | 0Ah                        | 23 : 16          | 01h  | Star from 0x01                     |
| <b>Parameter Table Length (in DW)</b>        | 0Bh                        | 31 : 24          | 09h  | 9 DWORDs                           |
| <b>Parameter Table Pointer (PTP)</b>         | 0Ch                        | 07 : 00          | 30h  | 000030h                            |
|                                              | 0Dh                        | 15 : 08          | 00h  |                                    |
|                                              | 0Eh                        | 23 : 16          | 00h  |                                    |
| <b>Unused</b>                                | 0Fh                        | 31 : 24          | FFh  | Reserved                           |

Table 13. Parameter ID (0) (Advanced Information) 1/9

| Description                                                                                                                  | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data | Comment                                                                                                                        |
|------------------------------------------------------------------------------------------------------------------------------|----------------------------|------------------|------|--------------------------------------------------------------------------------------------------------------------------------|
| <b>Block / Sector Erase sizes</b><br>Identifies the erase granularity for all Flash Components                               | 30h                        | 00               | 01b  | 00 = reserved<br>01 = 4KB erase<br>10 = reserved<br>11 = 64KB erase                                                            |
|                                                                                                                              |                            | 01               |      |                                                                                                                                |
| <b>Write Granularity</b>                                                                                                     |                            | 02               | 1b   | 0 = No, 1 = Yes                                                                                                                |
| <b>Write Enable Instruction Required for Writing to Volatile Status Register</b>                                             |                            | 03               | 01b  | 00 = N/A<br>01 = use 50h opcode<br>11 = use 06h opcode                                                                         |
| <b>Write Enable Opcode Select for Writing to Volatile Status Register</b>                                                    |                            | 04               |      |                                                                                                                                |
| <b>Unused</b>                                                                                                                |                            | 05               | 111b | Reserved                                                                                                                       |
|                                                                                                                              |                            | 06               |      |                                                                                                                                |
|                                                                                                                              |                            | 07               |      |                                                                                                                                |
| <b>4 Kilo-Byte Erase Opcode</b>                                                                                              | 31h                        | 08               | 20h  | 4 KB Erase Support<br>(FFh = not supported)                                                                                    |
|                                                                                                                              |                            | 09               |      |                                                                                                                                |
|                                                                                                                              |                            | 10               |      |                                                                                                                                |
|                                                                                                                              |                            | 11               |      |                                                                                                                                |
|                                                                                                                              |                            | 12               |      |                                                                                                                                |
|                                                                                                                              |                            | 13               |      |                                                                                                                                |
|                                                                                                                              |                            | 14               |      |                                                                                                                                |
|                                                                                                                              | 15                         |                  |      |                                                                                                                                |
| <b>Supports (1-1-2) Fast Read</b><br>Device supports single input opcode & address and dual output data Fast Read            | 32h                        | 16               | 1b   | 0 = not supported<br>1 = supported                                                                                             |
| <b>Address Byte</b><br>Number of bytes used in addressing for flash read, write and erase.                                   |                            | 17               | 00b  | 00 = 3-Byte<br>01 = 3- or 4-Byte (e.g. defaults to 3-Byte mode; enters 4-Byte mode on command)<br>10 = 4-Byte<br>11 = reserved |
|                                                                                                                              |                            | 18               |      |                                                                                                                                |
| <b>Supports Double Data Rate (DDR) Clocking</b><br>Indicates the device supports some type of double transfer rate clocking. |                            | 19               | 0b   | 0 = not supported<br>1 = supported                                                                                             |
| <b>Supports (1-2-2) Fast Read</b><br>Device supports single input opcode, dual input address, and dual output data Fast Read |                            | 20               | 1b   | 0 = not supported<br>1 = supported                                                                                             |
| <b>Supports (1-4-4) Fast Read</b><br>Device supports single input opcode, quad input address, and quad output data Fast Read |                            | 21               | 1b   | 0 = not supported<br>1 = supported                                                                                             |
| <b>Supports (1-1-4) Fast Read</b><br>Device supports single input opcode & address and quad output data Fast Read            |                            | 22               | 1b   | 0 = not supported<br>1 = supported                                                                                             |
| <b>Unused</b>                                                                                                                |                            | 23               | 1b   | Reserved                                                                                                                       |
| <b>Unused</b>                                                                                                                | 33h                        | 24               | FFh  | Reserved                                                                                                                       |
|                                                                                                                              |                            | 25               |      |                                                                                                                                |
|                                                                                                                              |                            | 26               |      |                                                                                                                                |
|                                                                                                                              |                            | 27               |      |                                                                                                                                |
|                                                                                                                              |                            | 28               |      |                                                                                                                                |
|                                                                                                                              |                            | 29               |      |                                                                                                                                |
|                                                                                                                              |                            | 30               |      |                                                                                                                                |
|                                                                                                                              | 31                         |                  |      |                                                                                                                                |

**Table 13. Parameter ID (0) (Advanced Information) 2/9**

| Description          | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data       | Comment |
|----------------------|----------------------------|------------------|------------|---------|
| Flash Memory Density | 37h : 34h                  | 31 : 00          | 003FFFFFFh | 4 Mbits |

**Table 13. Parameter ID (0) (Advanced Information) 3/9**

| Description                                                                                                            | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data   | Comment        |
|------------------------------------------------------------------------------------------------------------------------|----------------------------|------------------|--------|----------------|
| <b>(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>                               | 38h                        | 00               | 00100b | 4 dummy clocks |
|                                                                                                                        |                            | 01               |        |                |
|                                                                                                                        |                            | 02               |        |                |
|                                                                                                                        |                            | 03               |        |                |
|                                                                                                                        |                            | 04               |        |                |
| <b>Quad Input Address Quad Output (1-4-4) Fast Read Number of Mode Bits</b>                                            |                            | 05               | 010b   | 8 mode bits    |
|                                                                                                                        |                            | 06               |        |                |
|                                                                                                                        |                            | 07               |        |                |
| <b>(1-4-4) Fast Read Opcode</b><br>Opcode for single input opcode, quad input address, and quad output data Fast Read. | 39h                        | 08               | EBh    |                |
|                                                                                                                        |                            | 09               |        |                |
|                                                                                                                        |                            | 10               |        |                |
|                                                                                                                        |                            | 11               |        |                |
|                                                                                                                        |                            | 12               |        |                |
|                                                                                                                        |                            | 13               |        |                |
|                                                                                                                        |                            | 14               |        |                |
| <b>(1-1-4) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>                               | 3Ah                        | 15               | 01000b | 8 dummy clocks |
|                                                                                                                        |                            | 16               |        |                |
|                                                                                                                        |                            | 17               |        |                |
|                                                                                                                        |                            | 18               |        |                |
|                                                                                                                        |                            | 19               |        |                |
| <b>(1-1-4) Fast Read Number of Mode Bits</b>                                                                           |                            | 20               | 000b   | Not Supported  |
|                                                                                                                        |                            | 21               |        |                |
|                                                                                                                        |                            | 22               |        |                |
| <b>(1-1-4) Fast Read Opcode</b><br>Opcode for single input opcode & address and quad output data Fast Read.            | 3Bh                        | 31 : 24          | 6Bh    |                |

**Table 13. Parameter ID (0) (Advanced Information) 4/9**

| Description                                                                                                        | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data   | Comment        |
|--------------------------------------------------------------------------------------------------------------------|----------------------------|------------------|--------|----------------|
| (1-1-2) Fast Read Number of Wait states<br>(dummy clocks) needed before valid<br>output                            | 3Ch                        | 00               | 01000b | 8 dummy clocks |
|                                                                                                                    |                            | 01               |        |                |
|                                                                                                                    |                            | 02               |        |                |
|                                                                                                                    |                            | 03               |        |                |
|                                                                                                                    |                            | 04               |        |                |
| (1-1-2) Fast Read Number of Mode Bits                                                                              |                            | 05               | 000b   | Not Supported  |
|                                                                                                                    |                            | 06               |        |                |
|                                                                                                                    |                            | 07               |        |                |
| (1-1-2) Fast Read Opcode<br>Opcode for single input opcode & address<br>and dual output data Fast Read.            | 3Dh                        | 15 : 08          | 3Bh    |                |
| (1-2-2) Fast Read Number of Wait states<br>(dummy clocks) needed before valid<br>output                            | 3Eh                        | 16               | 00100b | 4 dummy clocks |
|                                                                                                                    |                            | 17               |        |                |
|                                                                                                                    |                            | 18               |        |                |
|                                                                                                                    |                            | 19               |        |                |
|                                                                                                                    |                            | 20               |        |                |
| (1-2-2) Fast Read Number of Mode Bits                                                                              |                            | 21               | 000b   | Not Supported  |
|                                                                                                                    |                            | 22               |        |                |
|                                                                                                                    |                            | 23               |        |                |
| (1-2-2) Fast Read Opcode<br>Opcode for single input opcode, dual input<br>address, and dual output data Fast Read. | 3Fh                        | 31 : 24          | BBh    |                |

**Table 13. Parameter ID (0) (Advanced Information) 5/9**

| Description                                                                                                      | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data      | Comment                                          |
|------------------------------------------------------------------------------------------------------------------|----------------------------|------------------|-----------|--------------------------------------------------|
| <b>Supports (2-2-2) Fast Read</b><br>Device supports dual input opcode & address and dual output data Fast Read. | 40h                        | 00               | 0b        | 0 = not supported<br>1 = supported               |
| Reserved. These bits default to all 1's                                                                          |                            | 01               | 111b      | Reserved                                         |
|                                                                                                                  |                            | 02               |           |                                                  |
|                                                                                                                  |                            | 03               |           |                                                  |
| <b>Supports (4-4-4) Fast Read</b><br>Device supports Quad input opcode & address and quad output data Fast Read. |                            | 04               | 1b        | 0 = not supported<br>1 = supported<br>(QPI Mode) |
| Reserved. These bits default to all 1's                                                                          |                            | 05               | 111b      | Reserved                                         |
|                                                                                                                  |                            | 06               |           |                                                  |
|                                                                                                                  |                            | 07               |           |                                                  |
| Reserved. These bits default to all 1's                                                                          | 43h : 41h                  | 31 : 08          | FF FF FFh | Reserved                                         |

**Table 13. Parameter ID (0) (Advanced Information) 6/9**

| Description                                                                                           | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data   | Comment       |
|-------------------------------------------------------------------------------------------------------|----------------------------|------------------|--------|---------------|
| Reserved. These bits default to all 1's                                                               | 45h : 44h                  | 15 : 00          | FF FFh | Reserved      |
| (2-2-2) Fast Read Number of Wait states<br>(dummy clocks) needed before valid<br>output               | 46h                        | 16               | 00000b | Not Supported |
|                                                                                                       |                            | 17               |        |               |
|                                                                                                       |                            | 18               |        |               |
|                                                                                                       |                            | 19               |        |               |
|                                                                                                       |                            | 20               |        |               |
| (2-2-2) Fast Read Number of Mode Bits                                                                 |                            | 21               | 000b   | Not Supported |
|                                                                                                       |                            | 22               |        |               |
|                                                                                                       |                            | 23               |        |               |
| (2-2-2) Fast Read Opcode<br>Opcode for dual input opcode & address and<br>dual output data Fast Read. | 47h                        | 31 : 24          | FFh    | Not Supported |

**Table 13. Parameter ID (0) (Advanced Information) 7/9**

| Description                                                                                      | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data   | Comment                        |
|--------------------------------------------------------------------------------------------------|----------------------------|------------------|--------|--------------------------------|
| Reserved. These bits default to all 1's                                                          | 49h : 48h                  | 15 : 00          | FF FFh | Reserved                       |
| (4-4-4) Fast Read Number of Wait states<br>(dummy clocks) needed before valid<br>output          | 4Ah                        | 16               | 00100b | 4 dummy clocks                 |
|                                                                                                  |                            | 17               |        |                                |
|                                                                                                  |                            | 18               |        |                                |
|                                                                                                  |                            | 19               |        |                                |
|                                                                                                  |                            | 20               |        |                                |
| (4-4-4) Fast Read Number of Mode Bits                                                            |                            | 21               | 010b   | 8 mode bits                    |
|                                                                                                  |                            | 22               |        |                                |
|                                                                                                  |                            | 23               |        |                                |
| (4-4-4) Fast Read Opcode<br>Opcode for quad input opcode/address, quad<br>output data Fast Read. | 4Bh                        | 31 : 24          | EBh    | Must Enter QPI Mode<br>Firstly |

**Table 13. Parameter ID (0) (Advanced Information) 8/9**

| Description          | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data | Comment |
|----------------------|----------------------------|------------------|------|---------|
| Sector Type 1 Size   | 4Ch                        | 07 : 00          | 0Ch  | 4 KB    |
| Sector Type 1 Opcode | 4Dh                        | 15 : 08          | 20h  |         |
| Sector Type 2 Size   | 4Eh                        | 23 : 16          | 0Fh  | 32 KB   |
| Sector Type 2 Opcode | 4Fh                        | 31 : 24          | 52h  |         |

**Table 13. Parameter ID (0) (Advanced Information) 9/9**

| Description          | Address (h)<br>(Byte Mode) | Address<br>(Bit) | Data | Comment       |
|----------------------|----------------------------|------------------|------|---------------|
| Sector Type 3 Size   | 50h                        | 07 : 00          | 10h  | 64 KB         |
| Sector Type 3 Opcode | 51h                        | 15 : 08          | D8h  |               |
| Sector Type 4 Size   | 52h                        | 23 : 16          | 00h  | Not Supported |
| Sector Type 4 Opcode | 53h                        | 31 : 24          | FFh  | Not Supported |

## Read Unique ID Number


The Read Unique ID Number instruction accesses a factory-set read-only 96-bit number that is unique to each device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the CS# pin low and shifting the instruction code "5Ah" followed by a three bytes of addresses, 0x80h, and one byte of dummy clocks. After which, the 96-bit ID is shifted out on the falling edge of CLK.

**Table 14. Unique ID Number**

| Description      | Address (h)<br>(Byte Mode) | Address (Bit) | Data   | Comment |
|------------------|----------------------------|---------------|--------|---------|
| Unique ID Number | 80h : 8Bh                  | 95 : 00       | By die |         |

## Power-up Timing

All functionalities and DC specifications are specified for a  $V_{CC}$  ramp rate of greater than 1V per 100 ms. See Table 15 and Figure 39 for more information.



**Figure 39. Power-up Timing**

**Table 15. Power-Up Timing and Write Inhibit Threshold**

| Symbol                   | Parameter                  | Min. | Unit |
|--------------------------|----------------------------|------|------|
| TPU-READ <sup>(1)</sup>  | VCC Min to Read Operation  | 100  | μs   |
| TPU-WRITE <sup>(1)</sup> | VCC Min to Write Operation | 100  | μs   |

### Note:

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

## INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

**Table 16. DC Characteristics**

(T<sub>A</sub> = - 40°C to 85°C; V<sub>CC</sub> = 2.3-3.6V)


| Symbol           | Parameter                        | Test Conditions                                                                           | Min.                 | Typ. | Max.                 | Unit |
|------------------|----------------------------------|-------------------------------------------------------------------------------------------|----------------------|------|----------------------|------|
| I <sub>LI</sub>  | Input Leakage Current            |                                                                                           | -                    | 1    | ± 2                  | μA   |
| I <sub>LO</sub>  | Output Leakage Current           |                                                                                           | -                    | 1    | ± 2                  | μA   |
| I <sub>CC1</sub> | Standby Current                  | CS# = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>              | -                    | 1    | 20                   | μA   |
| I <sub>CC2</sub> | Deep Power-down Current          | CS# = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>              | -                    | 1    | 20                   | μA   |
| I <sub>CC3</sub> | Operating Current (READ)         | CLK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> at 104MHz, DQ = open                      | -                    | 5    | 10                   | mA   |
|                  |                                  | CLK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> at 104MHz for Quad Output Read, DQ = open | -                    | 14   | 18                   | mA   |
| I <sub>CC4</sub> | Operating Current (PP)           | CS# = V <sub>CC</sub>                                                                     | -                    | 9    | 20                   | mA   |
| I <sub>CC5</sub> | Operating Current (WRSR / WRSR4) | CS# = V <sub>CC</sub>                                                                     | -                    | -    | 12                   | mA   |
| I <sub>CC6</sub> | Operating Current (SE)           | CS# = V <sub>CC</sub>                                                                     | -                    | 9    | 20                   | mA   |
| I <sub>CC7</sub> | Operating Current (BE)           | CS# = V <sub>CC</sub>                                                                     | -                    | 9    | 20                   | mA   |
| V <sub>IL</sub>  | Input Low Voltage                |                                                                                           | -0.5                 | -    | 0.2 V <sub>CC</sub>  | V    |
| V <sub>IH</sub>  | Input High Voltage               |                                                                                           | 0.7V <sub>CC</sub>   | -    | V <sub>CC</sub> +0.4 | V    |
| V <sub>OL</sub>  | Output Low Voltage               | I <sub>OL</sub> = 100 μA, V <sub>CC</sub> = V <sub>CC</sub> Min.                          | -                    | -    | 0.3                  | V    |
| V <sub>OH</sub>  | Output High Voltage              | I <sub>OH</sub> = -100 μA, V <sub>CC</sub> = V <sub>CC</sub> Min.                         | V <sub>CC</sub> -0.2 | -    | -                    | V    |

Note:

- Note: 1. Erase current measure on all cells = '0' state.

**Table 17. AC Measurement Conditions**

| Symbol         | Parameter                        | Min.                                     | Max. | Unit |
|----------------|----------------------------------|------------------------------------------|------|------|
| C <sub>L</sub> | Load Capacitance                 | 30                                       |      | pF   |
|                | Input Rise and Fall Times        |                                          | 5    | ns   |
|                | Input Pulse Voltages             | 0.2V <sub>CC</sub> to 0.8V <sub>CC</sub> |      | V    |
|                | Input Timing Reference Voltages  | 0.3V <sub>CC</sub> to 0.7V <sub>CC</sub> |      | V    |
|                | Output Timing Reference Voltages | V <sub>CC</sub> / 2                      |      | V    |



**Figure 40. AC Measurement I/O Waveform**


**Table 18. AC Characteristics**
 $(T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}; V_{CC} = 2.3\text{-}3.6\text{V})$ 

| Symbol       | Alt       | Parameter                                                  | Min                                        | Typ  | Max  | Unit          |
|--------------|-----------|------------------------------------------------------------|--------------------------------------------|------|------|---------------|
| $F_R$        | $f_c$     | Clock Frequency for all other instruction                  | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | D.C. | -    | 104 MHz       |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | D.C. | -    | 86 MHz        |
| $f_R$        |           | Clock Frequency for Read Data instruction (03h)            | D.C.                                       | -    | 50   | MHz           |
| $t_{CH}^1$   |           | Serial Clock High Time                                     | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | 3.5  | -    | ns            |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | 4    | -    | ns            |
| $t_{CL}^1$   |           | Serial Clock Low Time                                      | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | 3.5  | -    | ns            |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | 4    | -    | ns            |
| $t_{CLCH}^2$ |           | Serial Clock Rise Time (Slew Rate)                         | 0.1                                        | -    | -    | V / ns        |
| $t_{CHCL}^2$ |           | Serial Clock Fall Time (Slew Rate)                         | 0.1                                        | -    | -    | V / ns        |
| $t_{SLCH}$   | $t_{CSS}$ | CS# Active Setup Time (Relative to CLK)                    | 5                                          | -    | -    | ns            |
| $t_{CHSH}$   |           | CS# Active Hold Time (Relative to CLK)                     | 5                                          | -    | -    | ns            |
| $t_{SHCH}$   |           | CS# Not Active Setup Time (Relative to CLK)                | 5                                          | -    | -    | ns            |
| $t_{CHSL}$   |           | CS# Not Active Hold Time (Relative to CLK)                 | 5                                          | -    | -    | ns            |
| $t_{SHSL}$   | $t_{CSH}$ | CS# High Time                                              | 30                                         | -    | -    | ns            |
| $t_{SHQZ}^2$ | $t_{DIS}$ | Output Disable Time                                        | -                                          | -    | 6    | ns            |
| $t_{CLQX}$   | $t_{HO}$  | Output Hold Time                                           | 0                                          | -    | -    | ns            |
| $t_{DVCH}$   | $t_{DSU}$ | Data In Setup Time                                         | 2                                          | -    | -    | ns            |
| $t_{CHDX}$   | $t_{DH}$  | Data In Hold Time                                          | 5                                          | -    | -    | ns            |
| $t_{HLCH}$   |           | HOLD# Low Setup Time (relative to CLK)                     | 5                                          |      |      | ns            |
| $t_{HHCH}$   |           | HOLD# High Setup Time (relative to CLK)                    | 5                                          |      |      | ns            |
| $t_{CHHH}$   |           | HOLD# Low Hold Time (relative to CLK)                      | 5                                          |      |      | ns            |
| $t_{CHHL}$   |           | HOLD# High Hold Time (relative to CLK)                     | 5                                          |      |      | ns            |
| $t_{HLQZ}^2$ | $t_{HZ}$  | HOLD# Low to High-Z Output                                 |                                            |      | 6    | ns            |
| $t_{HHQX}^2$ | $t_{LZ}$  | HOLD# High to Low-Z Output                                 |                                            |      | 6    | ns            |
| $t_{CLQV}$   | $t_v$     | Output Valid from CLK for 30 pF                            | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | -    | -    | 8 ns          |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | -    | -    | 10 ns         |
|              |           | Output Valid from CLK for 15 pF                            | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | -    | -    | 6 ns          |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | -    | -    | 8 ns          |
| $t_{WHSL}^3$ |           | Write Protect Setup Time before CS# Low                    | 20                                         | -    | -    | ns            |
| $t_{SHWL}^3$ |           | Write Protect Hold Time after CS# High                     | 100                                        | -    | -    | ns            |
| $t_{DP}^2$   |           | CS# High to Deep Power-down Mode                           | -                                          | -    | 3    | $\mu\text{s}$ |
| $t_{RES1}^2$ |           | CS# High to Standby Mode without Electronic Signature read | -                                          | -    | 3    | $\mu\text{s}$ |
| $t_{RES2}^2$ |           | CS# High to Standby Mode with Electronic Signature read    | -                                          | -    | 1.8  | $\mu\text{s}$ |
| $t_W$        |           | Write Status Register Cycle Time                           | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | -    | 4    | ms            |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | -    | 10   | ms            |
| $t_{PP}$     |           | Page Programming Time                                      | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | -    | 0.5  | ms            |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | -    | 0.9  | ms            |
| $t_{SE}$     |           | Sector Erase Time (4KB)                                    | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | -    | 40   | ms            |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | -    | 150  | ms            |
| $t_{HBE}$    |           | 32KB Block Erase Time                                      | $2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$ | -    | 0.12 | s             |
|              |           |                                                            | $2.3\text{V} \leq V_{CC} < 2.7\text{V}$    | -    | 0.25 | s             |


| Symbol          | Alt | Parameter              | Min                          | Typ | Max  | Unit |
|-----------------|-----|------------------------|------------------------------|-----|------|------|
| t <sub>BE</sub> |     | 64KB Block Erase Time  | 2.7V ≤ VCC ≤ 3.6V            | -   | 0.15 | s    |
|                 |     |                        | 2.3V ≤ VCC < 2.7V            | -   | 0.4  | s    |
| t <sub>CE</sub> |     | Chip Erase Time        | 2.7V ≤ VCC ≤ 3.6V            | -   | 2    | s    |
|                 |     |                        | 2.3V ≤ VCC < 2.7V            | -   | 3.5  | s    |
| t <sub>SR</sub> |     | Software Reset Latency | WIP = write operation        | -   | 28   | μs   |
|                 |     |                        | WIP = not in write operation | -   | 0    | μs   |

**Note:**


1. t<sub>CH</sub> + t<sub>CL</sub> must be greater than or equal to 1/ f<sub>c</sub>
2. Value guaranteed by characterization, not 100% tested in production.
3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.




**Figure 41. Serial Output Timing**



**Figure 42. Input Timing**



**Figure 43. Hold Timing**



**Figure 44: Write Protect setup and hold timing during WRSR when  $SRP = 1$**

## ABSOLUTE MAXIMUM RATINGS

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

| Parameter                                                         | Value        | Unit |
|-------------------------------------------------------------------|--------------|------|
| Storage Temperature                                               | -65 to +150  | °C   |
| Output Short Circuit Current <sup>1</sup>                         | 200          | mA   |
| Input and Output Voltage<br>(with respect to ground) <sup>2</sup> | -0.5 to +4.0 | V    |
| V <sub>CC</sub>                                                   | -0.5 to +4.0 | V    |


Notes:

1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
2. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V<sub>SS</sub> to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V<sub>CC</sub> + 0.5 V. During voltage transitions, outputs may overshoot to V<sub>CC</sub> + 1.5 V for periods up to 20ns. See figure below.


## RECOMMENDED OPERATING RANGES

| Parameter                                           | Value            | Unit |
|-----------------------------------------------------|------------------|------|
| Ambient Operating Temperature<br>Industrial Devices | -40 to 85        | °C   |
| Operating Supply Voltage<br>V <sub>CC</sub>         | Full: 2.3 to 3.6 | V    |

Notes: Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform


**Table 19. CAPACITANCE** $(V_{CC} = 2.3\text{-}3.6\text{V})$ 

| Parameter Symbol | Parameter Description | Test Setup    | Max | Unit |
|------------------|-----------------------|---------------|-----|------|
| $C_{IN}$         | Input Capacitance     | $V_{IN} = 0$  | 6   | pF   |
| $C_{OUT}$        | Output Capacitance    | $V_{OUT} = 0$ | 8   | pF   |

**Note:** Sampled only, not 100% tested, at  $T_A = 25^\circ\text{C}$  and a frequency of 20MHz.

## PACKAGE MECHANICAL


Figure 47. SOP 8 (150 mil)



| Symbol         | Dimension in mm |       |      | Dimension in inch |       |       | Symbol         | Dimension in mm |      |      | Dimension in inch |       |       |
|----------------|-----------------|-------|------|-------------------|-------|-------|----------------|-----------------|------|------|-------------------|-------|-------|
|                | Min             | Norm  | Max  | Min               | Norm  | Max   |                | Min             | Norm | Max  | Min               | Norm  | Max   |
| A              | 1.35            | 1.60  | 1.75 | 0.053             | 0.063 | 0.069 | D              | 4.80            | 4.90 | 5.00 | 0.189             | 0.193 | 0.197 |
| A <sub>1</sub> | 0.10            | 0.15  | 0.25 | 0.004             | 0.006 | 0.010 | E              | 3.80            | 3.90 | 4.00 | 0.150             | 0.154 | 0.157 |
| A <sub>2</sub> | 1.25            | 1.45  | 1.55 | 0.049             | 0.057 | 0.061 | L              | 0.40            | 0.66 | 0.86 | 0.016             | 0.026 | 0.034 |
| b              | 0.33            | 0.406 | 0.51 | 0.013             | 0.016 | 0.020 | e              | 1.27 BSC        |      |      | 0.050 BSC         |       |       |
| c              | 0.19            | 0.203 | 0.25 | 0.0075            | 0.008 | 0.010 | L <sub>1</sub> | 1.00            | 1.05 | 1.10 | 0.039             | 0.041 | 0.043 |
| H              | 5.80            | 6.00  | 6.20 | 0.228             | 0.236 | 0.244 | θ              | 0°              | ---  | 8°   | 0°                | ---   | 8°    |

Controlling dimension : millimeter


Figure 48. VSOP 8 (150mil)



| Symbol | Dimension in mm |      |      | Dimension in inch |       |       |
|--------|-----------------|------|------|-------------------|-------|-------|
|        | Min             | Norm | Max  | Min               | Norm  | Max   |
| A      | 0.75            | 0.85 | 0.90 | 0.030             | 0.033 | 0.035 |
| A1     | 0.01            | 0.05 | -    | 0.000             | 0.002 | -     |
| A2     | -               | 0.80 | -    | -                 | 0.031 | -     |
| b      | 0.33            | -    | 0.51 | 0.013             | -     | 0.020 |
| c      | 0.125 BSC       |      |      | 0.005 BSC         |       |       |
| D      | 4.80            | 4.90 | 5.00 | 0.189             | 0.193 | 0.197 |
| E      | 5.80            | 6.00 | 6.20 | 0.228             | 0.236 | 0.244 |
| E1     | 3.80            | 3.90 | 4.00 | 0.150             | 0.154 | 0.157 |
| L      | 0.40            | 0.66 | 0.86 | 0.016             | 0.026 | 0.034 |
| e      | 1.27 BSC        |      |      | 0.050 BSC         |       |       |
| θ      | 0°              | -    | 10°  | 0°                | -     | 10°   |

Controlling dimension : Millimeter.  
(Revision date : Nov 19 2020)


Figure 49. SOP 200 mil ( official name = 208 mil )



| SYMBOL   | DIMENSION IN MM |       |       |
|----------|-----------------|-------|-------|
|          | MIN.            | NOR   | MAX   |
| A        | 1.75            | 1.975 | 2.20  |
| A1       | 0.05            | 0.15  | 0.25  |
| A2       | 1.70            | 1.825 | 1.95  |
| D        | 5.15            | 5.275 | 5.40  |
| E        | 7.70            | 7.90  | 8.10  |
| E1       | 5.15            | 5.275 | 5.40  |
| e        | - - -           | 1.27  | - - - |
| b        | 0.35            | 0.425 | 0.50  |
| C        | 0.19            | 0.200 | 0.25  |
| L        | 0.5             | 0.65  | 0.80  |
| $\theta$ | 0°              | 4°    | 8°    |

Note : 1. Coplanarity: 0.1 mm


2. Max. allowable mold flash is 0.15 mm  
at the pkg ends, 0.25 mm between leads.

**Figure 50. USON (8L 2x3x0.55mm)**


| SYMBOL    | DIMENSION IN MM  |              |              |
|-----------|------------------|--------------|--------------|
|           | MIN.             | NOR          | MAX          |
| <b>A</b>  | <b>0.50</b>      | <b>0.55</b>  | <b>0.60</b>  |
| <b>A1</b> | <b>0.00</b>      | <b>0.035</b> | <b>0.05</b>  |
| <b>A2</b> | - - -            | <b>0.40</b>  | <b>0.425</b> |
| <b>A3</b> | <b>0.152 REF</b> |              |              |
| <b>D</b>  | <b>2.90</b>      | <b>3.00</b>  | <b>3.10</b>  |
| <b>E</b>  | <b>1.90</b>      | <b>2.00</b>  | <b>2.10</b>  |
| <b>J</b>  | <b>0.10</b>      | <b>0.20</b>  | <b>0.30</b>  |
| <b>K</b>  | <b>1.50</b>      | <b>1.60</b>  | <b>1.70</b>  |
| <b>e</b>  | <b>0.5 BSC</b>   |              |              |
| <b>b</b>  | <b>0.20</b>      | <b>0.25</b>  | <b>0.30</b>  |
| <b>L</b>  | <b>0.30</b>      | - - -        | - - -        |
| <b>L1</b> | <b>0.40</b>      | <b>0.45</b>  | <b>0.50</b>  |
| <b>L2</b> | - - -            | - - -        | <b>0.15</b>  |

Notice: This package can't contact to metal trace or pad on board due to expose metal pad underneath the package.


Figure 51. USON (8L 2x3x0.45mm)



| Symbol    | Dimension in mm |       |      | Dimension in inch |       |       |
|-----------|-----------------|-------|------|-------------------|-------|-------|
|           | Min.            | Norm. | Max. | Min.              | Norm. | Max.  |
| <b>A</b>  | 0.40            | 0.45  | 0.50 | 0.016             | 0.018 | 0.020 |
| <b>A1</b> | 0.00            | 0.02  | 0.05 | 0.000             | 0.001 | 0.002 |
| <b>A2</b> | 0.127 REF       |       |      | 0.005 REF         |       |       |
| <b>b</b>  | 0.20            | 0.25  | 0.30 | 0.008             | 0.010 | 0.012 |
| <b>D</b>  | 2.90            | 3.00  | 3.10 | 0.114             | 0.118 | 0.122 |
| <b>D1</b> | 0.15            | 0.20  | 0.25 | 0.006             | 0.008 | 0.010 |
| <b>E</b>  | 1.90            | 2.00  | 2.10 | 0.075             | 0.079 | 0.083 |
| <b>E1</b> | 1.55            | 1.60  | 1.65 | 0.061             | 0.063 | 0.065 |
| <b>e</b>  | 0.50 BSC        |       |      | 0.020 BSC         |       |       |
| <b>L</b>  | 0.30            | -     | -    | 0.012             | -     | -     |
| <b>L1</b> | 0.40            | 0.45  | 0.50 | 0.016             | 0.018 | 0.020 |
| <b>L2</b> | -               | -     | 0.15 | -                 | -     | 0.006 |

Controlling dimension: millimeter


(Revision date : Dec 22 2016)

**Figure 52. VDFN / WSON 8 (6x5mm )**


**Controlling dimensions are in millimeters (mm).**

| SYMBOL | DIMENSION IN MM |      |      |
|--------|-----------------|------|------|
|        | MIN.            | NOR  | MAX  |
| A      | 0.70            | 0.75 | 0.80 |
| A1     | 0.00            | 0.02 | 0.04 |
| A2     | ---             | 0.20 | ---  |
| D      | 5.90            | 6.00 | 6.10 |
| E      | 4.90            | 5.00 | 5.10 |
| D2     | 3.30            | 3.40 | 3.50 |
| E2     | 3.90            | 4.00 | 4.10 |
| e      | ---             | 1.27 | ---  |
| b      | 0.35            | 0.40 | 0.45 |
| L      | 0.55            | 0.60 | 0.65 |

**Note : 1. Coplanarity: 0.1 mm**

**Figure 53. PDIP8**


| SYMBOL         | DIMENSION IN INCH |       |       |
|----------------|-------------------|-------|-------|
|                | MIN.              | NOR   | MAX   |
| A              | ---               | ---   | 0.210 |
| A1             | 0.015             | ---   | ---   |
| A2             | 0.125             | 0.130 | 0.135 |
| D              | 0.355             | 0.365 | 0.400 |
| E              | 0.300             | 0.310 | 0.320 |
| E1             | 0.245             | 0.250 | 0.255 |
| L              | 0.115             | 0.130 | 0.150 |
| e <sub>B</sub> | 0.310             | 0.350 | 0.375 |
| Θ <sup>0</sup> | 0                 | 7     | 15    |

## ORDERING INFORMATION

EN25Q40B - 104 G I P 2X

### DIFFERENTIATION CODE

### PACKAGING CONTENT

P = RoHS, Halogen-Free and REACH compliant

### TEMPERATURE RANGE

I = Industrial (-40°C to +85°C)

### PACKAGE

G = 8-pin 150mil SOP

RB = 8-pin 150mil VSOP

H = 8-pin 200mil SOP

X = 8-pin USON (2x3x0.55 mm)

XF = 8-pin USON (2x3x0.45 mm)

W = 8-pin VDFN/ WSON (6x5mm)

Q = 8-pin PDIP

### SPEED

104 = 104 MHz

### BASE PART NUMBER

EN = Eon Silicon Solution Inc.

25Q = 3V Serial Flash with 4KB Uniform-Sector,  
Dual and Quad I/O

40 = 4 Megabit (512K x 8)

B = version identifier

**Revisions List**

| Revision No  | Description                                                                                                                                               | Date       |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| Advanced 0.1 | Initial Release                                                                                                                                           | 2017/09/11 |
| 1.0          | Delete Preliminary                                                                                                                                        | 2018/03/14 |
| 1.1          | 1. Modify voltage from 2.7V~3.6V to 2.4V~3.6V<br>2. Add some AC specifications for VCC under 2.7V<br>3. Revise PACKAGE MECHANICAL of USON (8L 2x3x0.55mm) | 2018/07/27 |
| 1.2          | Modify the packing dimension of SOP 200 mil (official name = 208 mil)                                                                                     | 2018/10/04 |
| 1.3          | 1. Modify voltage from 2.7V~3.6V to 2.3V~3.6V<br>2. Add some AC specifications for VCC under 2.7V                                                         | 2019/03/13 |
| 1.4          | Delete Plastic Packages Temperature                                                                                                                       | 2020/10/15 |
| 1.5          | 1. Modify the specification of Resume to another suspend timing<br>2. Correct SOP8 and VSOP8 150mil packing dimension                                     | 2020/12/01 |

## Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.