

# M5M27404AK-10,-12,-15

4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## DESCRIPTION



The Mitsubishi M5M27404AK is a high-speed 4194304-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27404AK is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in a 40-pin DIP with a transparent lid.

## FEATURES

- 524288-word × 8-bit/262144-word × 16-bit organization
- Access time M5M27404AK-10..... 100ns (max.)  
 M5M27404AK-12..... 120ns (max.)  
 M5M27404AK-15..... 150ns (max.)
- Page access time  
 M5M27404AK-10..... 50ns (max.)  
 M5M27404AK-12..... 60ns (max.)  
 M5M27404AK-15..... 60ns (max.)
- Single 5V power supply (read operation)
- Programming voltage..... 12.75V
- Input and output TTL-compatible in read and program mode
- Standard 40-pin DIP
- Word programming algorithm

## APPLICATION

Microcomputer systems and peripheral equipment



M5M27404AK-10,-12,-15

4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

**FUNCTION**

**Read**

Read mode is initiated by  $\overline{CE}$  and  $\overline{OE}$  low. High level input to  $\overline{BYTE}$  and address signals to the address inputs ( $A_0 \sim A_{17}$ ) make the data contents of the designated address location available at the data outputs ( $D_0 \sim D_{15}$ ).

When the  $\overline{BYTE}$  signal is low, address inputs are  $A_{-1}, A_0 \sim A_{17}$  and data outputs are  $D_0 \sim D_7$ .

Page read mode allows two to eight bytes or four words of data to be read fast in the same page;  $\overline{CE}$  and  $A_2 \sim A_{17}$  must not change.

When the  $\overline{CE}$  or  $\overline{OE}$  signal is high, data outputs are in a floating state.

When the  $\overline{CE}$  signal is high, the device is in the stand by mode or power-down mode.

$\overline{OE}$  is at high level. A location is designated by address signals ( $A_0 \sim A_{17}$ ), and the data to be programmed must be applied at 16-bits in parallel to the data inputs ( $D_0 \sim D_{15}$ ). In this state, word programming is completed when  $\overline{CE}$  is at low level.

**Erase**

Erase is effected by exposure to ultraviolet light with a wavelength of 2537 Å at an intensity of approximately 15WS/cm<sup>2</sup>. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

**Programming**

(Word programming algorithm)

The M5M27404AK enters the word programming mode when 12.75V is supplied to the  $\overline{BYTE}/V_{PP}$  power supply input and

**MODE SELECTION**

Mode \ Pins	$\overline{CE}$	$\overline{OE}$	$\overline{BYTE}/V_{PP}$	Vcc	Data I/O $D_0 \sim 7$	Data I/O $D_8 \sim 14$	Data I/O $D_{15}/A_{-1}$
Read (Word mode)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	5V	Data out	Data out	Data out
Read (Byte mode)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	5V	Data out	Floating	A <sub>-1</sub> input
Output disable	V <sub>IL</sub>	V <sub>IH</sub>	X*	5V	Floating	Floating	Floating
Standby (Power down)	V <sub>IH</sub>	X*	X*	5V	Floating	Floating	Floating
Programming	V <sub>IL</sub>	V <sub>IH</sub>	12.75V	6.25V	Data in	Data in	Data in
Program verify	V <sub>IH</sub>	V <sub>IL</sub>	12.75V	6.25V	Data out	Data out	Data out
Program inhibit	V <sub>IH</sub>	V <sub>IH</sub>	12.75V	6.25V	Floating	Floating	Floating

\* : X can be either V<sub>IL</sub> or V<sub>IH</sub>

**ABSOLUTE MAXIMUM RATINGS** (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>I1</sub>	All input or output voltage except $\overline{BYTE}/V_{PP} \cdot A_9$	With respect to Ground	- 0.6~7	V
V <sub>I2</sub>	$\overline{BYTE}/V_{PP}$ supply voltage		- 0.6~14.0	V
V <sub>I3</sub>	A <sub>9</sub> supply voltage		- 0.6~13.5	V
T <sub>opr</sub>	Operating temperature		- 10~80	°C
T <sub>stg</sub>	Storage temperature		- 65~125	°C

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.



M5M27404AK-10,-12,-15

4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
ILI	Input leakage current	VIN = 0~Vcc			10	μA
ILO	Output leakage current	VOUT = 0~Vcc			10	μA
IPP1	VPP current read/stand-by	VPP = Vcc = 5.5V		1	100	μA
ISB1	Vcc current stand-by	CE = VIH			1	mA
ISB2		CE = Vcc		1	100	μA
Icc1	Vcc current active	CE = OE = VIL, DC, IOUT = 0mA			50	mA
Icc2		CE = VIL, f = 10MHz, IOUT = 0mA			120	mA
VIL	Input low voltage		-0.1		0.8	V
VIH	Input high voltage		2.2		Vcc+1	V
VOL	Output low voltage	IOL = 2.1mA			0.45	V
VOH	Output high voltage	Ioh = -400 μA	2.4			V


Note 2: Typical values are at Ta = 25°C and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits				Unit		
			M5M27404AK-10		M5M27404AK-12			M5M27404AK-15	
			Min.	Max.	Min.	Max.		Min.	Max.
ta(AD)	Address to output delay	CE = OE = VIL		100		120		150	ns
ta(CE)	CE to output delay	OE = VIL		100		120		150	ns
ta(OE)	OE to output delay	CE = VIL		50		60		60	ns
tDF	OE high to output float	CE = VIL	0	45	0	50	0	50	ns
toH	Output hold from CE, OE or address		0		0		0		ns
ta(PA)	Page address access time	CE = OE = VIL		50		60		60	ns

Note 3: PA: Page address (A-1, A0, A1 or A0, A1)

AC WAVEFORMS (Normal mode)



Test conditions for A.C. characteristics


Input voltage: VIL = 0.45V, VIH = 2.4V

Input rise and fall times: ≤ 10ns

Reference voltage at timing measurement: 1.5V

Output load: 1 TTL gate + CL (= 100pF)

or




CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
CIN	Input capacitance (Address, CE, OE)	Ta = 25°C, f = 1MHz, Vi = Vo = 0V			15	pF
COUT	Output capacitance				15	pF

**M5M27404AK-10,-12,-15**

**4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**AC WAVEFORMS (Page read mode)**



Test conditions for A.C. characteristics


Input voltage :  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$

Input rise and fall times :  $\leq 10ns$

Reference voltage at timing measurement : 1.5V

Output load : 1TTL gate +  $C_L (= 100pF)$

or



**M5M27404AK-10,-12,-15**

**4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**PROGRAM OPERATION**

First set  $V_{CC} = 6.25V$ ,  $\overline{BYTE}/V_{PP} = 12.75V$  and then set an address to first address to be programmed. After applying 0.1ms program pulse ( $\overline{CE}$ ) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.1ms program pulse. The programmer continues 0.1ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines

have been completed. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with  $V_{CC} = \overline{BYTE}/V_{PP} = 5V$ .

**DC ELECTRICAL CHARACTERISTICS** ( $T_a=25 \pm 5^\circ C$ ,  $V_{CC}=6.25V \pm 0.25V$ ,  $\overline{BYTE}/V_{PP}=12.75V \pm 0.25V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$I_{LI}$	Input leakage current	$V_{IN} = 0 \sim V_{CC}$			10	$\mu A$
$V_{OL}$	Output low voltage (verify)	$I_{OL} = 2.1mA$			0.45	V
$V_{OH}$	Output high voltage (verify)	$I_{OH} = -400 \mu A$	2.4			V
$V_{IL}$	Input low voltage		-0.1		0.8	V
$V_{IH}$	Input high voltage		2.2		$V_{CC}$	V
$I_{CC}$	$V_{CC}$ supply current				50	mA
$I_{PP}$	$V_{PP}$ supply current	$\overline{CE} = V_{IL}$			50	mA

**AC ELECTRICAL CHARACTERISTICS** ( $T_a=25 \pm 5^\circ C$ ,  $V_{CC}=6.25V \pm 0.25V$ ,  $\overline{BYTE}/V_{PP}=12.75V \pm 0.25V$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{AS}$	Address setup time		2			$\mu s$
$t_{OES}$	$\overline{OE}$ setup time		2			$\mu s$
$t_{DS}$	Data setup time		2			$\mu s$
$t_{AH}$	Address hold time		0			$\mu s$
$t_{DH}$	Data hold time		2			$\mu s$
$t_{DFP}$	Chip enable to output float delay		0		130	ns
$t_{VCS}$	$V_{CC}$ setup time		2			$\mu s$
$t_{VPS}$	$\overline{BYTE}/V_{PP}$ setup time		2			$\mu s$
$t_{PW}$	$\overline{CE}$ initial program pulse width		95	100	105	$\mu s$
$t_{OE}$	Data valid from $\overline{OE}$				150	ns

Note 4 :  $V_{CC}$  must be applied simultaneously  $\overline{BYTE}/V_{PP}$  and removed simultaneously  $\overline{BYTE}/V_{PP}$ .

# M5M27404AK-10,-12,-15


4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## AC WAVEFORMS



Test conditions for A.C. characteristics  
 Input voltage :  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$   
 Input rise and fall times :  $\leq 20ns$   
 Reference voltage at timing measurement : Input, Output  
 "L" = 0.8V, "H" = 2V.

## PROGRAMMING ALGORITHM FLOW CHART



\*  $4.5V \leq V_{CC} = V_{PP} \leq 5.5V$

**M5M27404AK-10,-12,-15**

**4194304-BIT(524288-WORD BY 8-BIT/262144-WORD BY 16-BIT)  
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**DEVICE IDENTIFIER MODE**

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

**M5M27404AK DEVICE IDENTIFIER CODE**

Code \ Pin	A <sub>0</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hex Data
Manufacturer code	V <sub>IL</sub>	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	001C
Device code	V <sub>IH</sub>	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0091

Note 5: A<sub>9</sub> = 12.0V ± 0.5V  
 A<sub>1</sub>~A<sub>8</sub>, A<sub>10</sub>~A<sub>17</sub>,  $\overline{CE}$ ,  $\overline{OE}$  = V<sub>IL</sub>,  $\overline{BYTE}/V_{PP}$  = V<sub>IH</sub>  
 V<sub>CC</sub> = 5V ± 10%