

# ***Rockchip RK2108C Datasheet***

**Revision 1.0  
Mar. 2020**

## Chapter 1 Introduction

### 1.1 Overview

RK2108C is an ultra low power consumption application processor with integrated ARM Cortex-M4F and HiFi3 DSP, and designed for smart home and IoT applications.

### 1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

#### 1.2.1 Microprocessor

- ARM Cortex-M4F processor
- Integrated 16KB instruction cache, 16KB data cache
- Nested Vectored Interrupt Controller closely integrated with processor core to achieve low latency interrupt processing, support 64 external interrupts
- Include Floating Point Unit (FPU)

#### 1.2.2 DSP

- HiFi3 with 4 24-bit MAC or dual 32-bit MAC architecture
- 3 VLIW slots, 2-Way SIMD Vector FPU
- Voice noise reduction optimization
- Integrated 64KB/512KB I/D TCM
- Integrated 16KB/16KB I/D Cache

#### 1.2.3 Memory Organization

- Internal on-chip memory
  - BootRom
  - Share Memory
- External off-chip memory
  - FSPI NorFlash

#### 1.2.4 System SRAM

- Internal BootRom
  - Support system boot from the following device:
    - ◆ FSPI NorFlash interface
  - Support system code download by the following interface:
    - ◆ USB2 interface (Device mode)
- Share Memory
  - Size: 1MB

#### 1.2.5 External Storage device

- FSPI Serial flash interface
  - Support transfer data from/to serial flash device
  - Support x1,x2,x4 data bits mode
  - Support 1 chip select

#### 1.2.6 System Component

- CRU (clock & reset unit)
  - Support 2 PLLs to generate all clocks
  - One oscillator with 24MHz clock input
  - Support clock gating control for individual components

- Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
  - Support 4 separate power domains, which can be power up/down by software based on different application scenes
  - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
  - Support DSP auto power down mode
- Timer
  - Support 6 64bits timers with interrupt-based operation
  - Support two operation modes: free-running and user-defined count
  - Support timer work state checkable
- PWM
  - Support 4 on-chip PWMs(PWM0~PWM3) with interrupt-based operation
  - Programmable pre-scaled operation to bus clock and then further scaled
  - Embedded 32-bit timer/counter facility
  - Support capture mode
  - Support continuous mode or one-shot mode
  - Provides reference mode and output various duty-cycle waveform
  - Optimized for IR application for PWM3
- Watchdog
  - 32-bit watchdog counter
  - Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
  - WDT can perform two Types of operations when timeout occurs:
    - ◆ Generate a system reset
    - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
  - One Watchdog for CM4, the other for DSP
- Interrupt Controller
  - Support 2 interrupt controllers for DSP and AP
  - Support 50 SPI interrupt sources input from different components inside RK2108
  - Input interrupt level is fixed, only high-level sensitive
  - Support different interrupt priority for each interrupt source, and they are always software-programmable
- DMAC
  - Micro-code programming based DMA
  - The specific instruction set provides flexibility for programming DMA transfers
  - Linked list DMA function is supported to complete scatter-gather transfer
  - Support internal instruction cache
  - Support data transfer Types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
  - DMAC features:
    - ◆ Support 8 channels
    - ◆ 17 hardware request from peripherals
    - ◆ 2 interrupt output

### 1.2.7 Video Capture(VICAP)

- VICAP
  - Support BT601 YCbCr 422 8-bit input
  - Support BT656 YCbCr 422 8-bit input

- Support UYVY/VYUY/YUYV/YVYU configurable
- Support RAW 8/10/12-bit input
- Support window cropping
- Support virtual stride when write to internal memory
- Support different stored address for Y and UV

### 1.2.8 Display interface

- Display interface
  - Support RGB Parallel Display interface
  - Support MIPI DSI interface
- RGB Parallel Display interface
  - Up to serial 8-bit
- MIPI DSI interface
  - Compatible with MIPI Alliance Interface specification v1.0
  - Support 2 data lanes, 1.5Gbps maximum data rate per lane

### 1.2.9 Video Output Processor

- Display interface
  - MIPI interface
  - Parallel RGB LCD interface
  - Max input/output resolution
    - ◆ Max input size: 512KB
    - ◆ Max output: 2048x4096
- Display process
  - Background layer
    - ◆ programmable 24-bit color
  - Win0 layer and Win1 layer
    - ◆ Format :  
1BPP/2BPP/4BPP/8BPP  
RGB888, ARGB888, RGB565, RGB444  
YUV422, YUV420, YUV444 4-bit/8-bit  
YUYV422 4-bit/8-bit
    - ◆ Support virtual display
    - ◆ 256 level alpha blending (pre-multiplied alpha support)
    - ◆ Transparency color key
    - ◆ YCbCr2RGB(rec601-mpeg/ rec601-jpeg/rec709)
    - ◆ RGB2YCbCr(BT601/BT709)
  - Win2 layer
    - ◆ Format :  
RGB888, ARGB888, RGB565, RGB444  
YUV422, YUV420, YUV444 4-bit/8-bit  
YUYV422 4-bit/8-bit
    - ◆ Support virtual display
    - ◆ 256 level alpha blending (pre-multiplied alpha support)
    - ◆ Transparency color key
    - ◆ YCbCr2RGB(rec601-mpeg/ rec601-jpeg/rec709)
    - ◆ RGB2YCbCr(BT601/BT709)
- Overlay
  - RGB/YUV overlay
  - Layer1/2/3 exchange
- POST process
  - BCSH
  - Y-gamma
  - Post scale up: 2/3/4
  - Color matrix

- Support some dsc1.1 encoding mechanisms
  - MMAP, BP, MPP predictions and ICH
  - Flatness detection and signaling
  - Standard 2:1 and 3:1 compression ratio for MIPI DSI standard
  - Support maximum 2kx4k image resolution
  - Support 1 or 2 slices per line
  - Support 8bits/component (24 bits/pixel)

### 1.2.10 Audio Interface

- I2S0
  - Up to 2 channels TX and 4 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
- I2S1
  - Up to 2 channels for TX and 6 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
  - Support 4 PCM formats (early, late1, late2, late3)
  - I2S and PCM cannot be used at the same time
- PDM
  - Up to 6 channels
  - Audio resolution from 16bits to 24bits
  - Sample rate up to 192KHz
  - Support PDM master receive mode
- Codec ADC
  - Up to 2 channels
  - Support I2S 2 channels or PDM 2 channels
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
- Audio Bypass
  - Support I2SIN interface bypass to AP by I2SOUT interface
  - Support PDMIN interface bypass to AP by PDMOUT interface
  - Support I2S from Codec ADC bypass to AP by I2SOUT interface
  - Support PDM from Codec ADC bypass to AP by PDMOUT interface
- VAD(Voice Activity Detection)
  - Support read voice data from I2S/PDM
  - Support voice amplitude detection
  - Support Multi-Mic array data storing
  - Support a level combined interrupt
- Audio PWM
  - Support 2 channels audio PWM
  - Audio data width from 16bits to 32bits
  - Support up to 16 oversampling
  - Support audio resolution 8/9/10/11bits
  - Support linear interpolation by 2/4/6/8 oversampling

### 1.2.11 Connectivity

- SDIO interface
  - Compatible with SDIO3.0 protocol
  - 4-bit data bus widths
- USB 2.0 for Device
  - Compatible with USB 2.0 specification
  - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
- SPI interface
  - Support 2 SPI Controllers, both support one chip-select output
  - Support serial-master and serial-slave mode, software-configurable
- SPI2APB interface
  - Support slave mode SPI protocol
  - Support serial-slave mode only
  - Embedded a APB master interface
- I2C Master controller
  - Support 3 I2C Master(I2C0-I2C2)
  - Support 7bits and 10bits address mode
  - Software programmable clock frequency
  - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- I2C Slave controller
  - One on-chip I2C slave controller
  - Software programmable clock frequency and transfer rate 400Kbit/s in the fast mode
  - Serial 8bits oriented and bidirectional data transfers can be made at 100Kbit/s in the standard mode
- UART interface
  - Support 3 UART interfaces(UART0-UART2)
  - Embedded two 64-byte FIFO for TX and RX operation respectively
  - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
  - Standard asynchronous communication bits such as start, stop and parity
  - Support different input clock for UART operation to get up to 4Mbps baud rate
  - Support auto flow control mode for UART0/UART2

### 1.2.12 Others

- Multiple group of GPIO
  - All of GPIOs can be used to generate interrupt
  - Support level trigger and edge trigger interrupt
  - Support configurable polarity of level trigger interrupt
  - Support configurable rising edge, falling edge and both edge trigger interrupt
  - Support configurable pull direction(a weak pull-up and a weak pull-down)
  - Support configurable drive strength
- LDO
  - Support input 1.8V power supply
  - Output 3 power supply: digital 0.9V, analog 0.9V, codec 1.6V
- Package Type
  - FCCSP100L (body: 3.8mm x 3.8mm; ball size: 0.22mm; ball pitch: 0.35mm)

### 1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

## Chapter 2 Package Information

### 2.1 Order Information

Orderable Device	RoHS status	Package	Package Qty	Device Feature
RK2108C	RoHS	FCCSP100L	5000pcs by reel	Audio application processor includes Cortex-M4F and HiFi3 DSP

### 2.2 Top Marking




Fig.2-1 Package definition

### 2.3 FCCSP 100L Dimension




Fig.2-2 Package Top And Side View




Fig.2-3 Package Bottom View

Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.69	0.76	0.83	0.027	0.030	0.033
A1	0.09	0.14	0.19	0.004	0.006	0.007
A2	0.57	0.62	0.67	0.022	0.024	0.026
A3	0.42	0.45	0.48	0.017	0.018	0.019
c	0.14	0.17	0.20	0.006	0.007	0.008
D	3.70	3.80	3.90	0.146	0.150	0.154
E	3.70	3.80	3.90	0.146	0.150	0.154
D1	---	3.15	---	---	0.124	---
E1	---	3.15	---	---	0.124	---
e	---	0.35	---	---	0.014	---
b	0.17	0.22	0.27	0.007	0.009	0.011
aaa	0.10			0.004		
ccc	0.10			0.004		
ddd	0.08			0.003		
eee	0.15			0.006		
fff	0.05			0.002		
MD/ME	10/10					

Fig.2-4 Package Dimension

## 2.4 Ball Map

	1	2	3	4	5	6	7	8	9	10	
A	VSS	UART0_TXM4_JTAG1_TMS/GPIO0_D0_u	UART0_CTS/UART1_RX_M0/PWM1/AUDIO_L_OUT_M0/KEY_IN_M1/GPIO0_D1_u	UART2_RX/SPI_MST2_CS0_M0/PMU_DEBUG0/GPIO1_A0_u	NPOR_u	UART2_TX/SPI_MST2_CLK_M0/PMU_DEBUG1/GPIO1_A1_d	UART0_RTS/UART1_TX_M0/PWM2/AUDIO_ROUT_M0/KEY_OUT_M1/GPIO0_D2_u	KEY_IN_M0/GPIO1_B6_d	M4_DSP_JTAG_SEL/GPIO1_A6_d	VSS	A
B	PDM_IN_CLK0/I2S1_SCLK_RX_M0/CIF_D0/LCDC_D0/GPIO0_A0_d	UART0_RX/M4_JTAG1_TCK/GPIO0_C7_u	UART2_CTS/SPI_MST2_MISO_M0/I2C_MST0_SCL_M2/PMU_DEBUG2/GPIO1_A2_d	GPIO1_D0_d	PCM_CLK_M2/GPIO1_B4_d	TEST_d	SDIO_D3/SPI_MST1_MOSI_M0/I2C_MST2_SCL_M0/GPIO0_C5_d	SFC_D0/I2C_SLV0_SCL/GPIO0_B6_u	SFC_D1/I2C_SLV0_SDA/GPIO0_B7_u	KEY_OUT_M0/GPIO1_B7_d	B
C	PDM_OUT_DAT0/I2S1_SD00_M0/CIF_D8/LCDC_WR/GPIO0_B0_d	LCDC_CS/SPI_MST2_CS1/PWM0/AUDIO_ROUT_M1/GPIO1_A5_d	VCC_IO	VCCIO_1V8	SDIO_D2/SPI_MST1_MISO_M0/I2C_MST2_SDA_M0/DSP_JTAG0_TDO/GPIO0_C4_d	SDIO_D1/SPI_MST1_CLK_M0/I2C_MST1_SCL_M0/DSP_JTAG0_TDI/GPIO0_C3_d	SDIO_CLK/I2C_MST0_SCL_M0/DSP_JTAG0_TCK/TEST_CLK_OUT0/GPIO0_C0_u	SFC_CLK/I2C_MST2_SDA_M1/GPIO0_B5_d	SFC_CS/I2C_MST2_SCL_M1/GPIO0_B4_u	SFC_D2/I2C_MST1_SDA_M1/GPIO0_B3_u	C
D	PCM_IN_M1/UART1_RX_M2/GPIO1_B1_d	PCM_SYNC_M1/UART1_TX_M2/GPIO1_B0_d	UART2_RTS/SPI_MST2_MOSI_M0/I2C_MST0_SDA_M2/PMU_DEBUG3/GPIO1_A3_d	VSS	VSS	VSS	SDIO_CMD/I2C_MST0_SDA_M0/DSP_JTAG0_TMS/TEST_CLK_OUT3/GPIO0_C1_u	SDIO_D0/SPI_MST1_CSN_M0/I2C_MST1_SDA_M0/DSP_JTAG0_TRSTN/GPIO0_C2_u	SFC_D3/I2C_MST1_SCL_M1/GPIO0_B2_u	MIPI_OUT_CLKN	D
E	CIF_PCLK/I2S1_MCLK_M1/KEY_OUT_M2/GPIO0_D7_d	CIF_HREF/I2S1_LRCK_TX_RX_M1/PCM_IN_M0/GPIO0_D5_d	LCDC_RS/CIF_MCLK/PWM3/AUDIO_L_OUT_M1/GPIO1_A4_d	CORE_VDD	CORE_VDD	VSS	VSS	VSS	MIPI_OUT_CLKP	MIPI_OUT_D1P	E
F	PDM_OUT_DAT1/CIF_D9/LCDC_RD/UART1_TX_M3/GPIO0_B1_d	32K_CLK_OUT/PCM_CLK_M1/GPIO1_A7_d	I2S1_SD2/UART1_RX_M1/UART1_RX_M3/TEST_CLK_OUT2/CIF_D5/LCDC_D5/GPIO0_A5_d	VSS	CORE_VDD_OUT	VSS	DVDD_1V8	AVSS	MIPI_OUT_D0N	MIPI_OUT_D1N	F
G	PDM_OUT_CLK1/I2S1_LRCK_TX_M0/CIF_D7/LCDC_D7/GPIO0_A7_d	I2C_MST0_SCL_M1/CIF_D10/I2S1_SDO0_M1/PCM_CLK_M0/GPIO0_D3_u	PDM_IN_DAT1/I2S1_SD1/CIF_D3/LCDC_D3/GPIO0_A3_d	VSS	VSS	VSS	AVDD_0V9_OUT	AVDD_1V8	MIPI_OUT_D0P	AVSS	G
H	PDM_IN_CLK1/I2S1_LRCK_RX_M0/CIF_D1/LCDC_D1/GPIO0_A1_d	VCC_IO	VCCIO_1V8	VSS	USB_AVDD_1V8	AVSS	AVDD_0V9	CODEC_1V6	AVSS	MIC_IN1_P	H
J	CIF_VSYNC/I2S1_SCLK_TX_RX_M1/PCM_OUT_M0/KEY_IN_M2/GPIO0_D6_d	I2C_MST0_SDA_M1/CIF_D11/I2S1_SDO1_M1/PCM_SYNC_M0/GPIO0_D4_u	PCM_OUT_M1/GPIO1_B2_d	I2S1_MCLK_M0/UART1_TX_M1/TEST_CLK_OUT1/CIF_D4/LCDC_D4/GPIO0_A4_d	USB_DM	USB_AVDD_3V3	XIN24M	VREF	MIC_IN2_P	MIC_IN1_N	J
K	VSS	PDM_OUT_CLK0/I2S1_SCLK_TX_M0/CIF_D6/LCDC_D6/GPIO0_A6_d	PDM_IN_DAT0/I2S1_SD0_M0/CIF_D2/LCDC_D2/GPIO0_A2_d	IO_VTG_SEL_d	USB_DP	VSS	XOUT24M	AVSS	MIC_IN2_N	VSS	K
	1	2	3	4	5	6	7	8	9	10	

Fig.2-5 Ball Map

## 2.5 Pin Number List

Table 2-1 Pin Number Order Information

Pin name	Pin#	Pin name	Pin#
VSS_1	A1	PDM_OUT_DAT1/CIF_D9/LCDC_RD/UART1_TX_M3/GPIO0_B1_d	F1
VSS_2	A10	MIPI_OUT_D1N	F10
UART0_TX/M4_JTAG1_TMS/GPIO0_D0_u	A2	32K_CLK_OUT/PCM_CLK_M1/GPIO1_A7_d	F2
UART0_CTSN/UART1_RX_M0/PWM1/AUDIO_L_OUT_M0/KEY_IN_M1/GPIO0_D1_u	A3	I2S1_SDI2/UART1_RX_M1/UART1_RX_M3/TEST_CLK_OUT2/CIF_D5/LCDC_D5/GPIO0_A5_d	F3
UART2_RX/SPI_MST2_CS0_M0/PMU_DEBUG0/GPIO1_A0_u	A4	VSS_11	F4
NPOR_u	A5	CORE_VDD_OUT	F5
UART2_TX/SPI_MST2_CLK_M0/PMU_DEBUG1/GPIO1_A1_d	A6	VSS_12	F6
UART0_RTSN/UART1_TX_M0/PWM2/AUDIO_R_OUT_M0/KEY_OUT_M1/GPIO0_D2_u	A7	DVDD_1V8	F7
KEY_IN_M0/GPIO1_B6_d	A8	AVSS_1	F8
M4_DSP_JTAG_SEL/GPIO1_A6_d	A9	MIPI_OUT_D0N	F9
PDM_IN_CLK0/I2S1_SCLK_RX_M0/CIF_D0/LCDC_D0/GPIO0_A0_d	B1	PDM_OUT_CLK1/I2S1_LRCK_TX_M0/CIF_D7/LCDC_D7/GPIO0_A7_d	G1
KEY_OUT_M0/GPIO1_B7_d	B10	AVSS_2	G10
UART0_RX/M4_JTAG1_TCK/GPIO0_C7_u	B2	I2C_MST0_SCL_M1/CIF_D10/I2S1_SDO0_M1/PCM_CLK_M0/GPIO0_D3_u	G2
UART2_CTS/SPI_MST2_MISO_M0/I2C_MST0_SCL_M2/PMU_DEBUG2/GPIO1_A2_d	B3	PDM_IN_DAT1/I2S1_SDI1/CIF_D3/LCDC_D3/GPIO0_A3_d	G3
GPIO1_D0_d	B4	VSS_13	G4
PCM_CLK_M2/GPIO1_B4_d	B5	VSS_14	G5
TEST_d	B6	VSS_15	G6
SDIO_D3/SPI_MST1_MOSI_M0/I2C_MST2_SCL_M0/GPIO0_C5_d	B7	AVDD_0V9_OUT	G7
SFC_D0/I2C_SLV0_SCL/GPIO0_B6_u	B8	AVDD_1V8	G8
SFC_D1/I2C_SLV0_SDA/GPIO0_B7_u	B9	MIPI_OUT_D0P	G9
PDM_OUT_DAT0/I2S1_SDO0_M0/CIF_D8/LCDC_C_WR/GPIO0_B0_d	C1	PDM_IN_CLK1/I2S1_LRCK_RX_M0/CIF_D1/LCDC_D1/GPIO0_A1_d	H1
SFC_D2/I2C_MST1_SDA_M1/GPIO0_B3_u	C10	MIC_IN1_P	H10
LCDC_CS/SPI_MST2_CS1/PWM0/AUDIO_ROUT_M1/GPIO1_A5_d	C2	VCC_IO_2	H2
VCC_IO_1	C3	VCCIO_1V8_2	H3
VCCIO_1V8_1	C4	VSS_16	H4
SDIO_D2/SPI_MST1_MISO_M0/I2C_MST2_SDA_M0/DSP_JTAG0_TDO/GPIO0_C4_d	C5	USB_AVDD_1V8	H5
SDIO_D1/SPI_MST1_CLK_M0/I2C_MST1_SCL_M0/DSP_JTAG0_TDI/GPIO0_C3_d	C6	AVSS_3	H6
SDIO_CLK/I2C_MST0_SCL_M0/DSP_JTAG0_TCK/TEST_CLK_OUT0/GPIO0_C0_u	C7	AVDD_0V9	H7
SFC_CLK/I2C_MST2_SDA_M1/GPIO0_B5_d	C8	CODEC_1V6	H8
SFC_CS/I2C_MST2_SCL_M1/GPIO0_B4_u	C9	AVSS_4	H9
PCM_IN_M1/UART1_RX_M2/GPIO1_B1_d	D1	CIF_VSYNC/I2S1_SCLK_TX_RX_M1/PCM_OUT_M0/KEY_IN_M2/GPIO0_D6_d	J1
MIPI_OUT_CLKN	D10	MIC_IN1_N	J10
PCM_SYNC_M1/UART1_TX_M2/GPIO1_B0_d	D2	I2C_MST0_SDA_M1/CIF_D11/I2S1_SDI0_M1/PCM_SYNC_M0/GPIO0_D4_u	J2
UART2_RTS/SPI_MST2_MOSI_M0/I2C_MST0_SDA_M2/PMU_DEBUG3/GPIO1_A3_d	D3	PCM_OUT_M1/GPIO1_B2_d	J3
VSS_5	D4	I2S1_MCLK_M0/UART1_TX_M1/TEST_CLK_OUT1/CIF_D4/LCDC_D4/GPIO0_A4_d	J4
VSS_6	D5	USB_DM	J5
VSS_7	D6	USB_AVDD_3V3	J6
SDIO_CMD/I2C_MST0_SDA_M0/DSP_JTAG0_TMS/TEST_CLK_OUT3/GPIO0_C1_u	D7	XIN24M	J7
SDIO_D0/SPI_MST1_CSN_M0/I2C_MST1_SDA_M0/DSP_JTAG0_TRSTN/GPIO0_C2_u	D8	VREF	J8
SFC_D3/I2C_MST1_SCL_M1/GPIO0_B2_u	D9	MIC_IN2_P	J9
CIF_PCLK/I2S1_MCLK_M1/KEY_OUT_M2/GPIO	E1	VSS_3	K1

Pin name	Pin#	Pin name	Pin#
0_D7_d			
MIPI_OUT_D1P	E10	VSS_4	K10
CIF_HREF/I2S1_LRCK_TX_RX_M1/PCM_IN_M0/GPIO0_D5_d	E2	PDM_OUT_CLK0/I2S1_SCLK_TX_M0/CIF_D6/LCDC_D6/GPIO0_A6_d	K2
LCDC_RS/CIF_MCLK/PWM3/AUDIO_LOUT_M1/GPIO1_A4_d	E3	PDM_IN_DAT0/I2S1_SDIO_M0/CIF_D2/LCDC_D2/GPIO0_A2_d	K3
CORE_VDD_1	E4	IO_VTG_SEL_d	K4
CORE_VDD_2	E5	USB_DP	K5
VSS_8	E6	VSS_17	K6
VSS_9	E7	XOUT24M	K7
VSS_10	E8	AVSS_5	K8
MIPI_OUT_CLKP	E9	MIC_IN2_N	K9

## 2.6 Power/Ground IO Description

Table 2-2 Power/Ground IO information

Group	Ball#	Descriptions
VSS	A1 A10 D4 D5 D6 E6 E7 E8 F4 F6 G4 G5 G6 H4 K1 K6 K10	Internal Core Ground Digital IO Ground
AVSS	F8 G10 H6 H9 K8	Analog Ground
CORE_VDD	E4 E5	Digital Logic Power
CORE_VDD_OUT	F5	CORE LDO output power
DVDD_1V8	F7	CORE LDO input power
AVDD_1V8	G8	MIPI LDO input power AUDIO LDO input power MIPI TX Analog Power MIPI SW Analog Power OSC IO Analog Power FRAC PLL Analog Power
AVDD_0V9	H7	MIPI TX Analog Power FRAC PLL Analog Power INT PLL Analog Power
AVDD_0V9_OUT	G7	MIPI LDO output power
CODEC_1V6	H8	Codec ADC Analog Power
VCCIO_1V8	C4 H3	1.8V IO Power
VCC_IO	C3 H2	1.8V/3.3V IO Power
USB_AVDD_1V8	H5	USB2 1.8V Analog Power
USB_AVDD_3V3	J6	USB2 3.3V Analog Power
VREF	J8	Codec ADC VREF

## 2.7 Function IO Description

Table 2-3 Function IO description

Pin #	Pin Name	Func1	Func2	Func3	Func4	Func5	Func6	Func7	PAD Type	Def	Driver Strength	Pull up /Pull down	IO Domain
B1	PDM_IN_CLK0/I2S1_SCLK_RX_M0/CIF_D0/LCDC_D0/GPIO0_A0_d	GPI00_A0_d	PDM_IN_CLK0		LCDC_D0	I2S1_SCLK_RX_M0	CIF_D0		I/O	O	4	down	VCC_IO
H1	PDM_IN_CLK1/I2S1_LRCK_RX_M0/CIF_D1/LCDC_D1/GPIO0_A1_d	GPI00_A1_d	PDM_IN_CLK1		LCDC_D1	I2S1_LRCK_RX_M0	CIF_D1		I/O	O	4	down	
K3	PDM_IN_DAT0/I2S1_SDI0_M0/CIF_D2/LCDC_D2/GPIO0_A2_d	GPI00_A2_d	PDM_IN_DAT0		LCDC_D2	I2S1_SDI0_M0	CIF_D2		I/O	I	4	down	
G3	PDM_IN_DAT1/I2S1_SDI1/CIF_D3/LCDC_D3/GPIO0_A3_d	GPI00_A3_d	PDM_IN_DAT1		LCDC_D3	I2S1_SDI1	CIF_D3		I/O	I	4	down	
J4	I2S1_MCLK_M0/UART1_TX_M1/TEST_CLK_OUT1/CIF_D4/LCDC_D4/GPIO0_A4_d	GPI00_A4_d	UART1_TX_M1	TEST_CLK_OUT1	LCDC_D4	I2S1_MCLK_M0	CIF_D4		I/O	I	4	down	
F3	I2S1_SDI2/UART1_RX_M1/UART1_RX_M3/TEST_CLK_OUT2/CIF_D5/LCDC_D5/GPIO0_A5_d	GPI00_A5_d	UART1_RX_M1	TEST_CLK_OUT2	LCDC_D5	I2S1_SDI2	CIF_D5	UART1_RX_M3	I/O	I	4	down	
K2	PDM_OUT_CLK0/I2S1_SCLK_TX_M0/CIF_D6/LCDC_D6/GPIO0_A6_d	GPI00_A6_d	PDM_OUT_CLK0		LCDC_D6	I2S1_SCLK_TX_M0	CIF_D6		I/O	I	4	down	
G1	PDM_OUT_CLK1/I2S1_LRCK_TX_M0/CIF_D7/LCDC_D7/GPIO0_A7_d	GPI00_A7_d	PDM_OUT_CLK1		LCDC_D7	I2S1_LRCK_TX_M0	CIF_D7		I/O	I	4	down	
C1	PDM_OUT_DAT0/I2S1_SDO0_M0/CIF_D8/LCDC_WR/GPIO0_B0_d	GPI00_B0_d	PDM_OUT_DAT0		LCDC_WR	I2S1_SDO0_M0	CIF_D8		I/O	O	4	down	
F1	PDM_OUT_DAT1/CIF_D9/LCDC_RD/UART1_TX_M3/GPIO0_B1_d	GPI00_B1_d	PDM_OUT_DAT1		LCDC_RD	UART1_TX_M3	CIF_D9		I/O	O	4	down	
D9	SFC_D3/I2C_MST1_SCL_M1/GPIO0_B2_u	GPI00_B2_u	SFC_D3	I2C_MST1_SCL_M1					I/O	I	4	up	
C10	SFC_D2/I2C_MST1_SDA_M1/GPIO0_B3_u	GPI00_B3_u	SFC_D2	I2C_MST1_SDA_M1					I/O	I	4	up	
C9	SFC_CS/I2C_MST2_SCL_M1/GPIO0_B4_u	GPI00_B4_u	SFC_CS	I2C_MST2_SCL_M1					I/O	I	4	up	
C8	SFC_CLK/I2C_MST2_SDA_M1/GPIO0_B5_d	GPI00_B5_d	SFC_CLK	I2C_MST2_SDA_M1					I/O	I	4	down	
B8	SFC_D0/I2C_SLV0_SCL/GPIO0_B6_u	GPI00_B6_u	SFC_D0	I2C_SLV0_SCL					I/O	I	4	up	
B9	SFC_D1/I2C_SLV0_SDA/GPIO0_B7_u	GPI00_B7_u	SFC_D1	I2C_SLV0_SDA					I/O	I	4	up	
C7	SDIO_CLK/I2C_MST0_SCL_M0/DSP_JTAG0_TCK/TEST_CLK_OUT0/GPIO0_C0_u	GPI00_C0_u	I2C_MST0_SCL_M0	TEST_CLK_OUT0	DSP_JTAG0_TCK	SDIO_CLK			I/O	I	4	up	
D7	SDIO_CMD/I2C_MST0_SDA_M0/DSP_JTAG0_TMS/TEST_CLK_OUT3/GPIO0_C1_u	GPI00_C1_u	I2C_MST0_SDA_M0	TEST_CLK_OUT3	DSP_JTAG0_TMS	SDIO_CMD			I/O	I	4	up	
D8	SDIO_D0/SPI_MST1_CSN_M0/I2C_MST1_SDA_M0/DSP_JTAG0_TRSTN/GPIO0_C2_u	GPI00_C2_u	SPI_MST1_CSN_M0	I2C_MST1_SDA_M0	DSP_JTAG0_TRSTN	SDIO_D0			I/O	O	4	up	
C6	SDIO_D1/SPI_MST1_CLK_M0/I2C_MST1_SCL_M0/DSP_JTAG0_TDI/GPIO0_C3_d	GPI00_C3_d	SPI_MST1_CLK_M0	I2C_MST1_SCL_M0	DSP_JTAG0_TDI	SDIO_D1			I/O	O	4	down	
C5	SDIO_D2/SPI_MST1_MISO_M0/I2C_MST2_SDA_M0/DSP_JTAG0_TDO/GPIO0_C4_d	GPI00_C4_d	SPI_MST1_MISO_M0	I2C_MST2_SDA_M0	DSP_JTAG0_TDO	SDIO_D2			I/O	I	4	down	
B7	SDIO_D3/SPI_MST1_MOSI_M0/I2C_MST2_SCL_M0/GPIO0_C5_d	GPI00_C5_d	SPI_MST1_MOSI_M0	I2C_MST2_SCL_M0		SDIO_D3			I/O	I	4	down	
B2	UART0_RX/M4_JTAG1_TCK/GPIO0_C7_u	GPI00_C7_u	UART0_RX	M4_JTAG1_TCK					I/O	I	4	up	
A2	UART0_TX/M4_JTAG1_TMS/GPIO0_D0_u	GPI00_D0_u	UART0_TX	M4_JTAG1_TMS					I/O	O	4	up	
A3	UART0_CTSN/UART1_RX_M0/PWM1/AUDIO_LOUT_M0/KEY_IN_M1/GPIO0_D1_u	GPI00_D1_u	UART0_CTSN	UART1_RX_M0	AUDIO_LOUT_M0	PWM1	KEY_IN_M1		I/O	I	4	up	
A7	UART0_RTSN/UART1_TX_M0/PWM2/AUDIO_ROUT_M0/KEY_OUT_M1/GPIO0_D2_u	GPI00_D2_u	UART0_RTSN	UART1_TX_M0	AUDIO_ROUT_M0	PWM2	KEY_OUT_M1		I/O	O	4	up	
G2	I2C_MST0_SCL_M1/CIF_D10/I2S1_SDO0_M1/PCM_CLK_M0/GPIO0_D3_u	GPI00_D3_u		I2C_MST0_SCL_M1	I2S1_SDO0_M1	PCM_CLK_M0	CIF_D10		I/O	O	4	up	
J2	I2C_MST0_SDA_M1/CIF_D11/I2S1_SDI0_M1/PCM_SYNC_M0/GPIO0_D4_u	GPI00_D4_u		I2C_MST0_SDA_M1	I2S1_SDI0_M1	PCM_SYNC_M0	CIF_D11		I/O	I	4	up	

Pin #	Pin Name	Func1	Func2	Func3	Func4	Func5	Func6	Func7	PAD Type	Def	Driver Strength	Pull up /Pull down	IO Domain
E2	CIF_HREF/I2S1_LRCK_TX_RX_M1/PCM_IN_M0/GPIO0_D5_d	GPIO0_D5_d		I2S1_LRCK_TX_RX_M1		PCM_IN_M0	CIF_HREF		I/O	I	4	down	
J1	CIF_VSYNC/I2S1_SCLK_TX_RX_M1/PCM_OUT_M0/KEY_IN_M2/GPIO0_D6_d	GPIO0_D6_d		I2S1_SCLK_TX_RX_M1	KEY_IN_M2	PCM_OUT_M0	CIF_VSYNC		I/O	I	4	down	
E1	CIF_PCLK/I2S1_MCLK_M1/KEY_OUT_M2/GPIO0_D7_d	GPIO0_D7_d		I2S1_MCLK_M1	KEY_OUT_M2		CIF_PCLK		I/O	O	4	down	
A4	UART2_RX/SPI_MST2_CS0_M0/PMU_DEBUG0/GPIO1_A0_u	GPIO1_A0_u	UART2_RX	PMU_DEBUG0	SPI_MST2_CS0_M0				I/O	I	4	up	
A6	UART2_TX/SPI_MST2_CLK_M0/PMU_DEBUG1/GPIO1_A1_d	GPIO1_A1_d	UART2_TX	PMU_DEBUG1	SPI_MST2_CLK_M0				I/O	I	4	down	
B3	UART2_CTS/SPI_MST2_MISO_M0/I2C_MST0_SCL_M2/PMU_DEBUG2/GPIO1_A2_d	GPIO1_A2_d	UART2_CTS	PMU_DEBUG2	SPI_MST2_MISO_M0	I2C_MST0_SCL_M2			I/O	O	4	down	
D3	UART2_RTS/SPI_MST2_MOSI_M0/I2C_MST0_SDA_M2/PMU_DEBUG3/GPIO1_A3_d	GPIO1_A3_d	UART2_RTS	PMU_DEBUG3	SPI_MST2_MOSI_M0	I2C_MST0_SDA_M2			I/O	O	4	down	
E3	LCDC_RS/CIF_MCLK/PWM3/AUDIO_LOUT_M1/GPIO1_A4_d	GPIO1_A4_d	PWM3		LCDC_RS	AUDIO_LOUT_M1	CIF_MCLK		I/O	O	4	down	
C2	LCDC_CS/SPI_MST2_CS1/PWM0/AUDIO_ROUT_M1/GPIO1_A5_d	GPIO1_A5_d	PWM0	SPI_MST2_CS1	LCDC_CS	AUDIO_ROUT_M1			I/O	I	4	down	
A9	M4_DSP_JTAG_SEL/GPIO1_A6_d	GPIO1_A6_d	M4_DSP_JTAG_SEL						I/O	I	4	down	
F2	32K_CLK_OUT/PCM_CLK_M1/GPIO1_A7_d	GPIO1_A7_d	PCM_CLK_M1	32K_CLK_OUT					I/O	O	4	down	
D2	PCM_SYNC_M1/UART1_TX_M2/GPIO1_B0_d	GPIO1_B0_d	PCM_SYNC_M1	UART1_TX_M2					I/O	I	4	down	
D1	PCM_IN_M1/UART1_RX_M2/GPIO1_B1_d	GPIO1_B1_d	PCM_IN_M1	UART1_RX_M2					I/O	I	4	down	
J3	PCM_OUT_M1/GPIO1_B2_d	GPIO1_B2_d	PCM_OUT_M1						I/O	I	4	down	
B5	PCM_CLK_M2/GPIO1_B4_d	GPIO1_B4_d	PCM_CLK_M2						I/O	I	4	down	
A8	KEY_IN_M0/GPIO1_B6_d	GPIO1_B6_d	KEY_IN_M0						I/O	I	4	down	
B10	KEY_OUT_M0/GPIO1_B7_d	GPIO1_B7_d	KEY_OUT_M0						I/O	O	4	down	
B4	GPIO1_D0_d	GPIO1_D0_d							I/O	I	4	down	
A5	NPOR_u	NPOR_u							I/O	I	4	up	
B6	TEST_d	TEST_d							I/O	I	4	down	
K4	IO_VTG_SEL_d	IO_VTG_SEL_d							I/O	I	4	down	
J7	XIN24M	XIN24M							I/O	I		NA	
K7	XOUT24M	XOUT24M							I/O	O		NA	
F9	MIPI_OUT_D0N	MIPI_OUT_D0N							A			NA	
G9	MIPI_OUT_D0P	MIPI_OUT_D0P							A			NA	
F10	MIPI_OUT_D1N	MIPI_OUT_D1N							A			NA	
E10	MIPI_OUT_D1P	MIPI_OUT_D1P							A			NA	
D10	MIPI_OUT_CLKN	MIPI_OUT_CLKN							A			NA	
E9	MIPI_OUT_CLKP	MIPI_OUT_CLKP							A			NA	
J10	MIC_IN1_N	MIC_IN1_N							A			NA	
J9	MIC_IN2_P	MIC_IN2_P							A			NA	

Pin #	Pin Name	Func1	Func2	Func3	Func4	Func5	Func6	Func7	PAD Type	Def	Driver Strength	Pull up /Pull down	IO Domain
K9	MIC_IN2_N	MIC_IN2_N							A			NA	
H10	MIC_IN1_P	MIC_IN1_P							A			NA	
J5	USB_DM	USB_DM							A			NA	
K5	USB_DP	USB_DP							A			NA	

Notes:

- ①:Type: I = input, O = output, I/O = input/output (bidirectional), A = Analog
- ②:Output Drive Unit is mA, only Digital IO has driver strength value;
- ③:Def: I = input without any pull resistor, O = output without any pull resistor;

Rockchip Confidential

## 2.8 IO Pin Name Description

This sub-chapter will focus on the detailed function description of every pins based on different interface.

Table 2-4 IO function description list

Interface	Pin Name	Direction	Description
Misc	XIN24M	I	Clock input of 24MHz crystal
	XOUT24M	O	Clock output of 24MHz crystal
	NPOR_u	I	Chip hardware reset
	TEST_d	I	Test mode enable
	IO_VTG_SEL_d	I	Control to select 3.3V or 1.8V for IO

Interface	Pin Name	Direction	Description
M4 SWJ-DP	M4_JTAG1_TCK	I	M4 JTAG interface clock input/SWD interface clock input
	M4_JTAG1_TMS	I/O	M4 JTAG interface TMS input/SWD interface data out

Interface	Pin Name	Direction	Description
DSP JTAG	DSP_JTAG0_TCK	I	DSP JTAG interface clock input
	DSP_JTAG0_TMS	I	DSP JTAG interface tms input
	DSP_JTAG0_TRSTN	I	DSP JTAG interface reset input
	DSP_JTAG0_TDI	I	DSP JTAG interface data in
	DSP_JTAG0_TDO	O	DSP JTAG interface data out

Interface	Pin Name	Direction	Description
SDIO Host Controller	SDIO_CLK	O	SDIO card clock
	SDIO_CMD	I/O	SDIO card command output and response input
	SDIO_Di (i=0~3)	I/O	SDIO card data input and output

Interface	Pin Name	Direction	Description
FSPI Controller	SFC_CLK	I/O	SFC serial clock
	SFC_CS	I/O	SFC chip select signal, low active
	SFC_Di(i=0~3)	O	SFC serial data output

Interface	Pin Name	Direction	Description
LCDC	LCDC_RS	O	LCDC RGB interface display clock out, MCU i80 interface RS signal
	LCDC_CS	O	LCDC RGB interface vertical sync pulse, MCU i80 interface CSN signal
	LDCC_WR	O	LCDC RGB interface horizontal sync pulse, MCU i80 interface WEN signal
	LCDC_RD	O	LCDC RGB interface data enable, MCU i80 interface REN signal
	LCDC_Di (i=0~7)	O	LCDC data output

Interface	Pin Name	Direction	Description
I2S0	I2S_IN_MCLK	I/O	I2SIN clock from or to external device
	I2S_IN_SCLK	I/O	I2SIN serial clock
	I2S_IN_LRCK	I/O	I2SIN left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode

Interface	Pin Name	Direction	Description
	I2S_IN_DAT <sub>i</sub> (i=0~1)	I	I2SIN input serial data
	I2S_OUT_MCLK	I/O	I2SOUT clock from or to external device
	I2S_OUT_SCLK	I/O	I2SOUT serial clock
	I2S_OUT_LRCK	I/O	I2SOUT left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S_OUT_DAT <sub>i</sub> (i=0~1)	O	I2SOUT output serial data

Interface	Pin Name	Direction	Description
I2S1	I2S1_MCLK	I/O	I2S1 clock from or to external device
	I2S1_SCLK_RX	I/O	I2S1 receiving serial clock
	I2S1_LRCK_RX	I/O	I2S1 left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S1_SDI <sub>i</sub> (i=0~2)	I	I2S1 receiving serial data
	I2S1_SCLK_TX	I/O	I2S1 transmitting serial clock
	I2S1_LRCK_TX	I/O	I2S1OUT left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	I2S1_SDO0	O	I2S1 transmitting serial data

Interface	Pin Name	Direction	Description
PDM	PDM_IN_CLK <sub>i</sub> (i=0~1)	O	PDMIN serial output clock
	PDM_IN_DAT <sub>i</sub> (i=0~1)	I	PDMIN serial input data
	PDM_OUT_CLK <sub>i</sub> (i=0~1)	I/O	PDMOUT serial input or output clock
	PDM_OUT_DAT <sub>i</sub> (i=0~1)	O	PDMOUT serial output data

Interface	Pin Name	Direction	Description
SPI	SPI_MST <sub>i</sub> _CLK(i=0,1,2)	I/O	SPI serial clock
	SPI_MST <sub>i</sub> _CS(i=0,1,2)	I/O	SPI chip select signal, low active
	SPI_MST <sub>i</sub> _MOSI(i=0,1,2)	I/O	SPI serial data output in master mode, and input in slave mode
	SPI_MST <sub>i</sub> _MISO(i=0,1,2)	I/O	SPI serial data input in master mode, and output in slave mode

Interface	Pin Name	Direction	Description
SPI2APB	SPI_SLV0_CLK	I	SPI2APB serial clock
	SPI_SLV0_CS	I	SPI2APB chip select signal, low active
	SPI_SLV0_MOSI	I	SPI2APB serial data input
	SPI_SLV0_MISO	O	SPI2APB serial data output

Interface	Pin Name	Direction	Description
I2C2APB	I2CSLV_SCL	I/O	I2C2APB clock

Interface	Pin Name	Direction	Description
	I2CSLV_SDA	I/O	I2C2APB data

Interface	Pin Name	Direction	Description
PWM	PWM0	I/O	Pulse Width Modulation input or output
	PWM1	I/O	Pulse Width Modulation input or output
	PWM2	I/O	Pulse Width Modulation input or output
	PWM3	I/O	Pulse Width Modulation input or output, used for IR application recommended

Interface	Pin Name	Direction	Description
AUDIO PWM	AUDIO_LOUT	O	AUDIO PWM left channel output data
	AUDIO_ROUT	O	AUDIO PWM right channel output data

Interface	Pin Name	Direction	Description
KEY	KEY_IN	I	KEY input clock
	KEY_OUT	O	KEY output clock

Interface	Pin Name	Direction	Description
I2C	I2C_MSTi_SDA (i=0,1,2)	I/O	I2C data
	I2C_MSTi_SCL (i=0,1,2)	I/O	I2C clock

Interface	Pin Name	Direction	Description
UART	UARTi_RX (i=0,1,2)	I	UART serial data input
	UARTi_TX (i=0,1,2)	O	UART serial data output
	UARTi_CTS (i=0,2)	I	UART clear to send modem status input
	UARTi_RTS (i=0,2)	O	UART modem control request to send output

Interface	Pin Name	Direction	Description
USB2	USB_DP	I/O	USB 2.0 Data signal DP
	USB_DM	I/O	USB 2.0 Data signal DM

Interface	Pin Name	Direction	Description
VICAP (Video Capture)	CIF_Di(i=0~11)	I	Camera interface input pixel data
	CIF_VSYNC	I	Camera interface vertical sync signal
	CIF_PCLK	I	Camera interface input pixel clock
	CIF_HREF	I	Camera interface horizontal sync signal

Interface	Pin Name	Direction	Description
MIPI_DSI	MIPI_OUT_DiN(i=0~1)	O	MIPI DSI negative differential data line transceiver output
	MIPI_OUT_DiP(i=0~1)	O	MIPI DSI positive differential data line transceiver output
	MIPI_OUT_CLKP	O	MIPI DSI positive differential clock line transceiver output
	MIPI_OUT_CLKN	O	MIPI DSI negative differential clock line transceiver output

Interface	Pin Name	Direction	Description
Codec ADC	MIC_IN1_P	I	Codec channel1 positive differential data
	MIC_IN1_N	I	Codec channel1 negative differential data

Interface	Pin Name	Direction	Description
	MIC_IN2_P	I	Codec channel2 positive differential data
	MIC_IN2_N	I	Codec channel2 negative differential data

Rockchip Confidential

## Chapter 3 Electrical Specification

### 3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Parameters	Related Power Group	Min	Max	Unit
Digital logic supply voltage	CORE_VDD	-0.3	1.26	V
Analog 0.9V supply voltage	AVDD_0V9	-0.3	1.26	V
1.8V supply voltage	DVDD_1V8 AVDD_1V8 VCCIO_1V8 USB_AVDD_1V8	-0.3	2.16	V
3.3V supply voltage	VCC_IO(3.3V mode) USB_AVDD_3V3	-0.3	3.96	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj	NA	125	°C

### 3.2 Recommended Operating Condition

Following table describes the recommended operating condition.

Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Type	Max	Unit
CORE LDO power	DVDD_1V8	1.74	1.80	1.86	V
MIPI LOO and AUDIO LDO power	AVDD_1V8	1.74	1.80	1.86	V
Digital Logic power	CORE_VDD	0.81	0.90	0.99	V
Analog 0.9V power	AVDD_0V9	0.81	0.90	0.99	V
Digital GPIO Power (1.8V)	VCCIO_1V8	1.62	1.80	1.98	V
Digital GPIO Power (3.3V/1.8V)	VCC_IO	2.97 1.62	3.30 1.80	3.63 1.98	V
USB 2.0 Analog Power (1.8V)	USB_AVDD_1V8	1.62	1.80	1.98	V
USB 2.0 Analog Power (3.3V)	USB_AVDD_3V3	3.0	3.30	3.60	V
OSC input clock frequency		NA	24	NA	MHz
Ambient Operating Temperature	T <sub>A</sub>	TBD	25	TBD	°C

**Notes:** ① Symbol name is same as the pin name in the io descriptions

### 3.3 DC Characteristics

Table 3-3 DC Characteristics

Parameters	Symbol	Min	Type	Max	Unit	
Digital GPIO @3.3V	Input Low Voltage	Vil	NA	0.8	V	
	Input High Voltage	Vih	2.0	NA	V	
	Output Low Voltage	Vol	NA	0.4	V	
	Output High Voltage	Voh	2.4	NA	V	
	Pullup Resistor	Rpu	20	40	100	KΩ
	Pulldown Resistor	Rpd	20	40	100	KΩ
Digital GPIO @1.8V	Input Low Voltage	Vil	NA	0.3*VCC	V	
	Input High Voltage	Vih	0.7*VCC	NA	V	
	Output Low Voltage	Vol	NA	0.4	V	
	Output High Voltage	Voh	0.75*VCC	NA	V	
	Pull-up Resistor	Rpu	10	22	55	KΩ
	Pull-down Resistor	Rpd	10	22	55	KΩ

### 3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

Parameters		Symbol	Test condition	Min	Typ e	Max	Unit
Digital GPIO @3.3V	Input leakage current	Iin	Vin = 3.3V or 0V	NA	1.0	10	uA
	Tri-state output leakage current	Ioz	Vout = 3.3V or 0V	NA	1.0	10	uA
	High level input current	Iih	Vin = 3.3V, pull down disabled	NA	NA	NA	uA
			Vin = 3.3V, pull down enabled	NA	NA	NA	uA
	Low level input current	Iil	Vin = 0V, pull up disabled	NA	NA	NA	uA
			Vin = 0V, pull up enabled	NA	NA	NA	uA
Digital GPIO @1.8V	Input leakage current	Ii	Vin = 1.8V or 0V	NA	1.0	10	uA
	Tri-state output leakage current	Ioz	Vout = 1.8V or 0V	NA	1.0	10	uA
	High level input current	Iih	Vin = 1.8V, pull down disabled	NA	NA	NA	uA
			Vin = 1.8V, pull down enabled	NA	NA	NA	uA
	Low level input current	Iil	Vin = 0V, pull up disabled	NA	NA	NA	uA
			Vin = 0V, pull up enabled	NA	NA	NA	uA

### 3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters		Symbol	Test condition	Min	Typ e	Max	Unit
INT PLL(GPLL)	Reference frequency Range	Fref		5	NA	800	MHz
	VCO Frequency Range	Fvco		625	NA	2500	MHz
	PFD Frequency Range	Fpfd		5	NA	Fvco/16	MHz
	Output Frequency Range	Fout		12	NA	2500	MHz
	Lock time	Tlt	Input clock cycle is REFDIV/Fref. Example: Fref=25MHz REFDIV=1, Lock time is 40us	NA	1000	1500	Input clock cycles

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters		Symbol	Test condition	Min	Typ e	Max	Unit
FRAC PLL(GPLL)	Reference frequency Range (Int)	Fref		1	NA	1200	MHz
	Reference frequency Range (Frac)	Fref		10	NA	1200	MHz
	VCO Frequency Range	Fvco		800	NA	3200	MHz
	PFD Frequency Range (Int)	Fpfd		1	NA	Fvco/16	MHz
	PFD Frequency Range (Frac)	Fpfd		10	NA	Fvco/16	MHz
	Output Frequency Range	Fout		16	NA	3200	MHz
	Lock time	Tlt	Input clock cycle is REFDIV/Fref. Example: Fref=25MHz REFDIV=1, Lock time is 10us	NA	250	500	Input clock cycles

Notes:

- ① REFDIV is the input divider value

### 3.6 Electrical Characteristics for USB 2.0 Interface

Table 3-7 Electrical Characteristics for USB 2.0 Interface

Parameters	Symbol	Test condition	Min	Type	Max	Unit
Data signaling common mode voltage range	Vhscm		-50	NA	500	mV
Squelch detection threshold	Vhssq	Squelch detected	NA	NA	100	mV
		No squelch detected	200	NA	NA	
Disconnect detection threshold	Vhdsdc		525	NA	625	mV
High-speed idle level output voltage	Vhsoi		-10	NA	10	mV
High-speed low level output voltage	Vhsol		-10	NA	10	mV
High-speed high level output voltage	Vhsoh		360	400	440	mV
Chirp-J output voltage(Differential)	Vchirpj		700	NA	1100	mV
Chirp-K output voltage(Differential)	Vchirpk		-900	NA	-500	mV
Slew rate of rising edge	Thsrlw		NA	NA	1600	V/usec
Slew rate of falling edge	Thsflew		NA	NA	1600	V/usec
Differential cable impedance	Zo		76.5	90	103.5	$\Omega$
Common mode cable impedance	Zcm		21	30	39	$\Omega$
Cable skew	Tskew		NA	NA	100	ps
Unmated contact capacitance	Cuc		NA	NA	2	ps
High input level	Vih		2.0	NA	NA	V
Low input level	Vil		NA	NA	0.8	V
High output level	Voh		VCC-0.2	NA	NA	V
Low output level	Vol		NA	NA	0.2	V

### 3.7 Electrical Characteristics for MIPI DPHY TX

Table 3-8 Electrical Characteristics for MIPI DPHY TX

Parameters	Symbol	Test condition	Min	Type	Max	Units
HS TX static common-mode	Vcmtx		150	200	250	mV
Vcmtx mismatch when output is Differential-1 or Differential-0	$\Delta V_{cmtx}(1,0)$		NA	NA	5	mV
HS Transmit differential voltage	Vod		140	200	270	mV
Vod mismatch when output is Differential-1 or Differential-0	$\Delta V_{od}$		NA	NA	14	mV
HS output high voltage	Vohhs		NA	NA	360	mV
Single ended output impedance	Zos		40	50	60	$\Omega$
Single ended output impedance mismatch	$\Delta Z_{os}$		NA	NA	10	%
The venin output high level	Voh	To pass V1.1 LSTX Voh spec	1.1	NA	1.3	V
		To pass V1.2 LSTX Voh spec	0.95	NA	1.3	V
The venin output low level	Vol		-50	NA	50	mV
Output impedance of LP	Zolp		110	NA	NA	$\Omega$
High-level output voltage	Voh		0.9*VCC09A	NA	NA	V
Low-level output voltage	Vol		NA	NA	0.1*VCC09A	V
Common-mode variations above 450 MHz	$\Delta V_{cmtx}(HF)$		NA	NA	15	mVrms
Common-mode variations between 50MHz - 450MHz	$\Delta V_{cmtx}(LF)$		NA	NA	25	mVpeak
20%-80% rise time and fall time	Tr and Tf		NA	NA	0.3(<=1Gbps) 0.35(>1Gbps)	UI
			100	NA	NA	ps
15%-85% rise time and fall time	Trlp/Tflp		NA	NA	25	ns
30%-85% rise time and fall	Treat		NA	NA	35	ns

Parameters	Symbol	Test condition	Min	Type	Max	Units
time						
Slew rate	SR		25	NA	150	mV/ns

### 3.8 Electrical Characteristics for Codec ADC

Table 3-9 Electrical Characteristics for Codec ADC

Parameters	Symbol	Test condition	Min	Type	Max	Units
<b>ADC Performance (16K Sample)</b>						
Resolution				24		Bit
Full Scale Input Range		0dB Gain in PGA stage		0.82		Vrms
Dynamic Range		A-Weight filter open, No boost in PGA stage, -60dBfs input, 20-20K Bandwidth		88		dB
THD+N		A-Weight filter open, No boost in PGA stage, -3dBfs input, 20-20K Bandwidth		-70		dB
ADC Digital Filter Pass Band			20		7.2K	Hz
ADC Digital Filter Pass Band Ripple				0.1		dB
Crosstalk		One channel drive 100mVrms signal		85		dB
Noise Floor		PGA 21db		-103		dB
<b>ADC Performance (48K Sample)</b>						
Resolution				24		bit
Full Scale Input Range		0dB Gain in PGA stage		0.82		Vrms
Dynamic Range		A-Weight filter open, No boost in PGA stage, -60dBfs input, 20-20K Bandwidth		85		dB
THD+N		A-Weight filter open, No boost in PGA stage, -3dBfs input, 20-20K Bandwidth		-70		dB
ADC Digital Filter Pass Band			20		20K	Hz
ADC Digital Filter Pass Band Ripple				0.1		dB
Crosstalk		One channel drive 100mVrms signal		85		dB
Noise Floor		PGA 21db		-99		dB

### 3.9 Electrical Characteristics for LDO

Table 3-10 Electrical Characteristics for LDO

Parameters	Symbol	Test condition	Min	Type	Max	Units
LDO Input Voltage			1.74	1.8	1.86	V
<b>AUDIO LDO</b>						
V <sub>OUT</sub> Output Voltage Adjustable Range (step=50mV)			1.5	NA	1.65	V
V <sub>OUT</sub> Output Voltage Default value(T <sub>j</sub> =25℃)	VOUT1		NA	1.6	NA	V
Power Supply Reject Ratio	PSRR		NA	70	NA	dB
Dropout voltage @ 20mA	V <sub>DROP</sub>		NA	100	NA	mV
Operating Quiescent Current, No load	I <sub>Q</sub>		NA	20	NA	uA
Rated output current	I <sub>MAX</sub>		NA	10	NA	mA
Current Limit, V <sub>OUT1</sub> = V <sub>OUT1</sub> X 0.95	I <sub>CLimit</sub>		20	30	NA	mA
Soft-start Time	t <sub>SS</sub>		NA	200	NA	us
V <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS</sub>		NA	400	NA	Ω
<b>CORE LDO</b>						
V <sub>OUT</sub> Output Voltage Adjustable range (step=50mV)			0.75	NA	1.05	V
V <sub>OUT</sub> Output Voltage Default value(T <sub>j</sub> =25℃)	VOUT2		0.877	0.9	0.923	V
V <sub>OUT</sub> Load Regulation, I <sub>OUT</sub> = 1mA to 200mA			NA	0.01	NA	%/mA
Power Supply Reject Ratio	PSRR		NA	50@1k	NA	dB

Parameters	Symbol	Test condition	Min	Type	Max	Units
Dropout voltage @ 200mA	$V_{DROP}$		NA	500	NA	mV
Operating Quiescent Current, No load	$I_Q$		NA	40	NA	uA
Rated output current	$I_{MAX}$		NA	200	NA	mA
Current Limit, $V_{OUT1} = V_{OUT1} \times 0.95$	$I_{CLimit}$		250	300	NA	mA
Soft-start Time	$t_{SS}$		NA	200	NA	us
<b>MIPI LDO</b>						
$V_{OUT}$ Output Voltage Adjustable range (step=50mV)			0.75	NA	1.05	V
$V_{OUT}$ Output Voltage Default value( $T_j=25^\circ\text{C}$ )	$V_{OUT3}$		0.877	0.9	0.923	V
$V_{OUT}$ Load Regulation, $I_{OUT} = 1\text{mA}$ to 100mA			NA	0.01	NA	%/mA
Power Supply Reject Ratio	PSRR		NA	50@1k	NA	dB
Dropout voltage @ 100mA	$V_{DROP}$		NA	500	NA	mV
Operating Quiescent Current, No load,	$I_{Q1}$		NA	40	NA	uA
Rated output current	$I_{MAX}$		NA	100	NA	mA
Current Limit, $V_{OUT1} = V_{OUT1} \times 0.95$	$I_{CLimit}$		150	200	NA	mA
Soft-start Time	$t_{SS}$		NA	200	NA	us
$V_{OUT}$ Discharge Switch ON Resistance	$R_{DIS}$		NA	400	NA	$\Omega$

## Chapter 4 Thermal Management

### 4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below 125°C.

### 4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$\theta_{JA}$	29.01	(°C/W)
Junction-to-board thermal resistance	$\theta_{JB}$	6.6	(°C/W)
Junction-to-case thermal resistance	$\theta_{JC}$	8.69	(°C/W)

Note: The testing PCB is 4 layers, 102mmx114mm, 1.6mm thickness, Ambient temperature is 25°C.