

### General Description

The SY2A58215 is a 15A H-bridge motor driver for automotive applications. The highly integrated H-bridge driver block consists of two half-bridges with internal logic control and gate drive

The following protections are included for reliable operation: cross-conduction, current limit, output short circuit and thermal shutdown. An analog current sense output can be used to monitor the current through the power stage.

The device is packaged in SOP16 package.

### Features

- Output Current 15A
- Undervoltage Lockout
- Overvoltage Clamp
- Thermal Shutdown Protection
- Cross-conduction Protection
- Current Limit Protection
- Protection against Loss of Ground and Loss of VCC
- Output Short Circuit Protections
- Low Power Standby Mode
- PWM Work Mode
- Current Sense Output
- Diagnostic Function
- SOP16 Package
- AECQ100 Qualified

### Applications

- Automotive
- DC Brushed Motor Drivers

### Typical Application





Figure 1. Schematic Diagram

## Ordering Information

Ordering Part Number	Package Type	Top Mark
SY2A58215FFP	SOP16 RoHS Compliant and Halogen Free	<b>ETFxyz</b>

*x=year code, y=week code, z= lot number code*

## Pinout (Top View)



Pin No	Pin Name	Pin Description
1,16	GND A	Source of low-side switch A.
2,15	OUT A	Source of high-side switch A / drain of low-side switch A.
3	IN A	OUT A control input.
4,5,12	VCC	Power supply.
6	IN B	OUT B control input.
7,10	OUT B	Source of high-side switch B / drain of low-side switch B.
8,9	GND B	Source of low-side switch B.
11	PWM	PWM control of the low-side power MOS.
13	CS	Mixed analog sense output and fault diagnostic output.
14	SEL0	Combined with IN A and IN B to configure the CS information to the output.

## Functional Block Diagram




Figure 2. Block Diagram

## Absolute Maximum Ratings (Note 1)

(All voltages are referenced to GND unless otherwise noted.)

Parameter	Min	Max	Unit
VCC	-0.3	38	V
OUTA, OUTB	-0.3	38	V
I <sub>reverse</sub>		15	A
I <sub>CS</sub>	-20	10	mA
I <sub>INX,PWM,SEL0</sub>	-1	10	mA
Junction Temperature Range (T <sub>J</sub> )	-40	150	°C
Storage Temperature Range	-55	150	°C
Electrostatic Discharge (Note 2)	HBM (Human Body Model) INX, PWM, SEL0, CS		2
	HBM (Human Body Model) VCC, OUTA, OUTB		4
	CDM (Charge Device Model)		1

## Thermal Information

Parameter (Note 3)	Typ.	Unit
θ <sub>JA</sub> Junction-to-ambient Thermal Resistance	55	°C/W
θ <sub>JC</sub> Junction-to-case Thermal Resistance	17	

## Recommended Operating Conditions

(All voltages are referenced to GND unless otherwise noted.) (Note 4)

Parameter	Min	Max	Unit
VCC	4	28	V
OUTA, OUTB	-0.1	28	V
INA, INB, SEL0, PWM	-0.1	5	V
Junction Temperature (T <sub>J</sub> )	-40	150	°C

## Electrical Characteristics (Note 5)

(T<sub>A</sub> = -40°C to 125°C, VCC=7V to 28V, unless otherwise specified.)

Parameter		Symbol	Test Condition	Min	Typ	Max	Unit
Power Supply Current	Quiescent VCC Supply Current	I <sub>QVCC</sub>	INA=INB=0, SEL0=PWM=0, T <sub>A</sub> =25°C, VCC=13V			1	μA
			INA=INB=0, SEL0=PWM=0, T <sub>A</sub> =85°C, VCC=13V(Note 6)			1	μA
			INA=INB=0, SEL0=PWM=0, T <sub>A</sub> =125°C, VCC=13V			8	μA
	Operation VCC Supply Current	I <sub>OPVCC</sub>	INA or INB=5V, PWM=0V or 5V, SEL0=x		3.5	6	mA
	Off State VCC Supply Current	I <sub>OFFVCC</sub>	INA=INB=0, SEL0=5V, PWM=0		2	4	mA
Power MOSFETs	High Side Power MOSFETs Turn on Resistance	R <sub>ONHS</sub>	I <sub>OUT</sub> =3.5A, T <sub>A</sub> =25°C (Note 6)		40		mΩ
			I <sub>OUT</sub> =3.5A, T <sub>A</sub> =-40°C to 125°C			85	mΩ
	Low Side Power MOSFETs Turn on Resistance	R <sub>ONLS</sub>	I <sub>OUT</sub> =-3.5A, T <sub>A</sub> =25°C (Note 6)		20		mΩ
			I <sub>OUT</sub> =-3.5A, T <sub>A</sub> =-40°C to 125°C			60	mΩ
	Off-state Output Current of One Leg	I <sub>LKOFF</sub>	INA=INB=0V, PWM=0V, VCC=13V, T <sub>A</sub> =25°C	-0.2		1	μA
Free-wheeling Diode Forward Voltage	V <sub>f</sub>	INA=INB=0V, PWM=0V, VCC=13V, T <sub>A</sub> =125°C	-0.2		3.5	μA	
			I <sub>OUT</sub> =-3.5A, T <sub>A</sub> =125°C		0.7	0.9	V
Input Signal (INA, INB, SEL0, PWM)	Logic "1" Input Voltage	V <sub>IH</sub>		2.1			V
	Logic "0" Input Voltage	V <sub>IL</sub>				0.9	V
	Input Voltage Hysteresis	V <sub>IHYS</sub>		0.2			V
	High Level Logic Bias Current	I <sub>INH</sub>	V <sub>IN</sub> =2.1V			10	μA
	Low Level Logic Bias Current	I <sub>INL</sub>	V <sub>IN</sub> =0.9V	1			μA
	Input Clamp Voltage	V <sub>ICL</sub>	I <sub>IN</sub> =1mA	6.1		8.3	V
			I <sub>IN</sub> =-1mA (Note 6)		-0.7		V
Thermal Shutdown	High Side Thermal Shutdown Threshold	T <sub>SD_HS</sub>		150	170	190	°C
	High Side Thermal Shutdown Hysteresis	T <sub>SDHYS_HS</sub>	(Note 6)		7		°C
	High Side Thermal Shutdown Reset Threshold	T <sub>SD_HSRST</sub>		135			°C
	Low Side Thermal Shutdown Threshold	T <sub>SD_LS</sub>		150	170	190	°C
Under Voltage Lock Out	VCC under Voltage Rising Threshold	VCC <sub>UVON</sub>			4	5	V
	VCC under Voltage Hysteresis	VCC <sub>UVHYS</sub>	(Note 6)		0.5		V
Open Load Detection	Off-state Open Load Detection Threshold	V <sub>OL</sub>	INA=INB=0V, PWM=0V, SEL0=5V for OUTA; SEL0=0 and within t <sub>DSTB</sub> for OUTB	2	3	4	V
	Off-state Output Sink Current	I <sub>L (off2)</sub>	INA=INB=0V, V <sub>OUT</sub> =V <sub>OL</sub> , PWM=0V, SEL0=5V for OUTA; SEL0=0V for OUTB	-135		-15	μA
Current Protection	High Side Current Limit	I <sub>LIM_HS</sub>		15	22	30	A
	Low Side Shutdown Current	I <sub>SD_LS</sub>		18	27	36	A
	Time to Shut down for the Low Side	t <sub>SD_LS</sub>	INA=5V, INB=0V, PWM=5V(Note 6)		5		μs
Voltage Clamp	High Side Clamp Voltage (VCC to OUTA =0 or OUTB=0)	V <sub>CLPHS</sub>	I <sub>OUT</sub> =100mA, t <sub>clamp</sub> =1ms	38	46		V
	Low Side Clamp Voltage (OUTA=VCC or OUTB=VCC)	V <sub>CLPLS</sub>	I <sub>OUT</sub> =100mA, t <sub>clamp</sub> =1ms	38	46		V
	Total Clamp Voltage (VCC to GND)	V <sub>CLP</sub>	I <sub>OUT</sub> =100mA, t <sub>clamp</sub> =1ms	38	46	52	V
Current Sense	Multi-sense Clamp Voltage	V <sub>CS_CL</sub>	VCC=18V, I <sub>SENSE</sub> =-5mA			15.3	V
			VCC=18V, I <sub>SENSE</sub> = 5mA	-17.3		-13.3	V
	I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>0</sub>	I <sub>OUT</sub> =0.1A, V <sub>SENSE</sub> =0.5V, T <sub>A</sub> =-40°C to 125°C	665			
	I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>1</sub>	I <sub>OUT</sub> =0.2A, V <sub>SENSE</sub> =0.5V, T <sub>A</sub> =-40°C to 125°C	1083	1900	2716	
	I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>2</sub>	I <sub>OUT</sub> =3.5A, V <sub>SENSE</sub> =4V, T <sub>A</sub> =-40°C to 125°C	1315	1540	1779	
	I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>3</sub>	I <sub>OUT</sub> =5.5A, V <sub>SENSE</sub> =4V, T <sub>A</sub> =-40°C to 125°C (Note 6)	1357	1540	1727	
	Analog Sense Current Drift	DK <sub>0</sub> /K <sub>0</sub>	I <sub>OUT</sub> =0.1A, V <sub>SENSE</sub> =0.5V, T <sub>A</sub> =-40°C to 125°C (Note 6)	-25		25	%
	Analog Sense Current Drift	DK <sub>1</sub> /K <sub>1</sub>	I <sub>OUT</sub> =0.2A, V <sub>SENSE</sub> =0.5V, T <sub>A</sub> =-40°C to 125°C (Note 6)	-21		21	%
	Analog Sense Current Drift	DK <sub>2</sub> /K <sub>2</sub>	I <sub>OUT</sub> =3.5A, V <sub>SENSE</sub> =4V, T <sub>A</sub> =-40°C to 125°C (Note 6)	-6		6	%
	Analog Sense Current Drift	DK <sub>3</sub> /K <sub>3</sub>	I <sub>OUT</sub> =5.5A, V <sub>SENSE</sub> =4V, T <sub>A</sub> =-40°C to 125°C (Note 6)	-6		6	%
	Max Analog Sense Output Voltage	V <sub>SENSE</sub>	VCC=7V, SEL0=5V, INA=5V, PWM=0V, I <sub>OUT</sub> =2A, R <sub>SENSE</sub> =10kΩ, T <sub>A</sub> =125°C	5			V
	Current Sense Saturation Current	I <sub>SENSE_SAT</sub>	VCC=13V, INA=5V, INB=0V, V <sub>SENSE</sub> =4V, SEL0=5V, T <sub>A</sub> =125°C	4.6			mA
Output Saturation Current	I <sub>OUT_SAT</sub>	VCC=13V, INA=5V, INB=0V, V <sub>SENSE</sub> =4V, SEL0=5V, T <sub>A</sub> =125°C (Note 6)	8			A	

VCC- Output Voltage for CS Shutdown	V <sub>OUT_SD</sub>	INA=5V, INB=0V, SEL0=5V, R <sub>SENSE</sub> =2.7kΩ, I <sub>OUT</sub> =3.5A (Note 6)		3		V
CS Leakage Current	I <sub>SENSE_LK</sub>	I <sub>OUTA</sub> =0A, V <sub>SENSE</sub> =0V, INx=0V, SEL0=0V; T <sub>A</sub> =-40°C to 125°C (Standby)	-0.2		0.5	μA
		I <sub>OUTA</sub> =0A, V <sub>SENSE</sub> =0V, INx=0V, SEL0=5V; T <sub>A</sub> =-40°C to 125°C (No Standby)	-0.2		0.5	μA
		I <sub>OUTA</sub> =0A, INx=5V, PWM=5V; T <sub>A</sub> =-40°C to 125°C	-0.2		15	μA
CS Output Voltage in Fault Condition	V <sub>SENSEH</sub>	VCC=13V, R <sub>SENSE</sub> =1kΩ, For example: OUTA in open load, INA=0V, I <sub>OUTA</sub> =0A, OUTA=4V, SEL0=5V	5		7	V
CS Output Current in Fault Condition	I <sub>SENSEH</sub>	VCC=13V, V <sub>SENSE</sub> =V <sub>SENSEH</sub>	7	20	30	mA

## Timing

(T<sub>A</sub> = -40°C to 125°C, VCC=13V, R<sub>LOAD</sub>=3.7Ω, unless otherwise specified.)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
PWM Frequency	f				20	kHz
HS Turn-on Delay Time	t <sub>d(on)_HS</sub>	Input rise time < 1μs, INx to OUTx rise edge 90% (Note 6)		25		μs
HS Turn-off Delay Time	t <sub>d(off)_HS</sub>	Input rise time < 1μs, INx to OUTx fall edge 10% (Note 6)		15		μs
HS Rise Time	t <sub>r_HS</sub>	OUTx edge 10%-80% (Note 6)		10		μs
HS Fall Time	t <sub>f_HS</sub>	OUTx edge 90%-20% (Note 6)		0.6		μs
LS Turn-on Delay Time	t <sub>d(on)_LS</sub>	Input rise time < 1μs, INx to OUTx fall edge 90% (Note 6)		0.4		μs
LS Turn-off Delay Time	t <sub>d(off)_LS</sub>	Input rise time < 1μs, INx to OUTx rise edge 10% (Note 6)		2		μs
LS Rise Time	t <sub>r_LS</sub>	OUTx edge 10%-80%		0.7	1.5	μs
LS Fall Time	t <sub>f_LS</sub>	OUTx edge 90%-20%		0.2	0.6	μs
Low-side Turn on Delay Time	t <sub>cross</sub>	Input rise time < 1 μs	40	140	350	μs
Off-state Diagnostic Delay Time from Falling Edge of INPUT	t <sub>DIADLF</sub>	INA=5V to 0V; INB=0; SEL0=5V; PWM=0V; I <sub>OUT</sub> =0A; OUTA=4V	40	140	350	μs
Off-state Diagnostic Delay Time from Rising Edge of V <sub>OUT</sub>	t <sub>DIADLR</sub>	INA=INB=0V; PWM=0V; OUTx=0V to 4V; SEL0=5V for OUTA; SEL0=0V and within t <sub>DSTB</sub> for OUTB		5	30	μs
Input Reset Time for High Side Fault Unlatch	t <sub>LT_RS_HS</sub>	V <sub>INx</sub> =5V to 0V; HSx fault	3	10	20	μs
Input Reset Time for Low Side Fault Unlatch	t <sub>LT_RS_LS</sub>	V <sub>INx</sub> =0V to 5V; LSx fault	3	10	20	μs
Standby Mode Blanking Time	t <sub>DSTB</sub>	VCC=13V, INA=INB=PWM=0V, SEL0 from 5V to 0V	0.2	1	1.8	ms

**Note 1:** Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

**Note 2:** JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

**Note 3:** θ<sub>JA</sub>, θ<sub>JC</sub> is measured in the natural convection at T<sub>A</sub> = 25°C on Silergy demo test board.

**Note 4:** The device is not guaranteed to function outside its operating conditions.

**Note 5:** Unless otherwise stated, limits are 100% production tested at T<sub>A</sub>≈T<sub>J</sub> = -40 to 125°C. Limits over the operating temperature range (see recommended operating conditions) and relevant voltage range(s) are guaranteed by design, test, or statistical correlation.

**Note 6:** This spec is guaranteed by design.

**Switching Timing**




Figure 3. Definition of the LS Switching Timing ( $I_{NA}=I_{NB}=0$ )




Figure 4. Definition of the HS Switching Timing




Figure 5.  $t_{cross}$  (Anti Cross-Conduction)




Figure 6.  $t_{DIADLF}$  (Off-State Diagnostic Delay Time from Falling Edge of INPUT)




Figure 7.  $t_{DIADLR}$  (Off-State Diagnostic Delay Time from Rise Edge of OUTA/B)




Figure 8.  $t_{LT\_RS\_HS}$  (Input Reset Time for High Side Fault Unlatch)





Figure 9.  $t_{LT\_RS\_LS}$  (Input Reset Time for Low Side Fault Unlatch)


## Typical Performance Characteristics

Forward OUTA→OUTB  
(VCC=13V I<sub>LOAD</sub>=5A  
CH1:OUTA CH2:OUTB CH3:CS CH4:I<sub>LOAD</sub>)




Time (20µs/div)

Reverse OUTB→OUTA  
(VCC=13V I<sub>LOAD</sub>=5A  
CH1:OUTA CH2:OUTB CH3:CS CH4:I<sub>LOAD</sub>)




Time (20µs/div)

Forward OUTA→OUTB  
(VCC=13V I<sub>LOAD</sub>=10A  
CH1:OUTA CH2:OUTB CH3:CS CH4:I<sub>LOAD</sub>)




Time (20µs/div)

Reverse OUTB→OUTA  
(VCC=13V I<sub>LOAD</sub>=10A  
CH1:OUTA CH2:OUTB CH3:CS CH4:I<sub>LOAD</sub>)




Time (20µs/div)

Forward OUTA→OUTB  
(VCC=28V I<sub>LOAD</sub>=15A  
CH1:OUTA CH2:OUTB CH3:CS CH4:I<sub>LOAD</sub>)



Time (20µs/div)

Reverse OUTB→OUTA  
(VCC=28V I<sub>LOAD</sub>=15A  
CH1:OUTA CH2:OUTB CH3:CS CH4:I<sub>LOAD</sub>)



Time (20µs/div)

## Detailed Description

### Logic Truth Table

The output state is dependent on the states of the INA, INB, SEL0, and PWM.

**Table 1. Truth Table in Normal Operating Conditions**

INA	INB	SEL0	PWM	CS	HSA	LSA	HSB	LSB
1	1	1	x	Current Monitoring HSA	ON	OFF	ON	OFF
		0		Current Monitoring HSB				
1	0	1	1	Current Monitoring HSA	ON	OFF	OFF	ON
			0		ON	OFF	OFF	OFF
1	0	0	1	Hi-Z	ON	OFF	OFF	ON
			0		ON	OFF	OFF	OFF
0	1	1	1	Hi-Z	OFF	ON	ON	OFF
			0		OFF	OFF	ON	OFF
0	1	0	1	Current Monitoring HSB	OFF	ON	ON	OFF
			0		OFF	OFF	ON	OFF
0	0	1	1	Hi-Z	OFF	ON	OFF	ON
		0						
0	0	1	0	Ref to Table 3	OFF	OFF	OFF	OFF
		0			OFF	OFF	OFF	OFF

**Table 2. OUTA Fault Conditions Truth Table**

Digital Input Pins				CS	Comment
INA	INB	PWM	SEL0		
0	0	1	0	V <sub>SENSEH</sub>	LSB protection triggered; LSB latched off
0	0	1	1	V <sub>SENSEH</sub>	LSA protection triggered; LSA latched off
0	1	x	0	V <sub>SENSEH</sub>	HSB protection triggered; HSB latched off
0	1	1	1	V <sub>SENSEH</sub>	LSA protection triggered; LSA latched off
1	0	1	0	V <sub>SENSEH</sub>	LSB protection triggered; LSB latched off
1	0	x	1	V <sub>SENSEH</sub>	HSA protection triggered; HSA latched off
1	1	x	1	Hi-Z	HSB protection triggered; HSB latched off
1	1	x	0	Hi-Z	HSA protection triggered; HSA latched off

**Table 3. Truth Table in Off-State**

INA	INB	SEL0	PWM	OUTA	OUTB	CS
0	0	1	0	V <sub>OUTA</sub> >V <sub>OL</sub>	x	V <sub>SENSEH</sub>
				V <sub>OUTA</sub> <V <sub>OL</sub>	x	Hi-Z
		0		x	V <sub>OUTB</sub> >V <sub>OL</sub>	V <sub>SENSEH</sub>
				x	V <sub>OUTB</sub> <V <sub>OL</sub>	Hi-Z

## Operation Waveforms of Typical Application

The device operation waveforms in a typical application are shown in Figure 10 and 11.




Figure 10. Normal Operation Waveforms




Figure 11. Typical Application: Waveforms in Normal Operation

Table 4. Normal Operation Truth Table

Mode	INA	INB	PWM	SEL0	CS	Function
1	High	Low	20kHz	High	Current Monitoring HSA	Forward
2	Low	Low		Low	Hi-Z	Coast
3	Low	High		Low	Current Monitoring HSB	Reverse
4	Low	Low		Low	Hi-Z	Coast

## Power On

VCC power on with a fast slope rate ( $<10V/\mu s$ ): when VCC is above UVLO threshold ( $VCC_{UVON}$ ), OUTA and OUTB are pulled up to VCC (HSx turn on) after a delay of around  $25\mu s$ .

VCC power on with a slow slope rate ( $1V/ms$ ): when VCC is above UVLO threshold ( $VCC_{UVON}$ ), OUTA and OUTB are pulled up to VCC (HSx turn on) with a delay of around  $1\mu s$ .




Figure 12. Power on Timing with Different VCC Slopes

## Standby Mode

To enter standby mode, all logic pins must be set to low for at least  $t_{DSTB}$  (from the moment when the last input pin is set to low). In standby mode, the device is placed in low power mode (current consumption is less than  $3\mu A$ ). To exit standby mode, it is sufficient to set one of logic pins (INA/INB/SEL0/PWM) from low to high. Operation resumes after a delay.




Figure 13. Standby Mode Waveform

**Table 5. Truth Table in Standby Mode**

INA	INB	PWM	SEL0	Enter Standby
H→L	L	L	L	t <sub>DSTB</sub>
L	H→L	L	L	
L	L	H→L	L	
L	L	L	H→L	

## CS Output

### Current During Normal Operation

The CS output is proportional to the load current flowing through the activated high side, selected by SEL0. The sensed current is scaled based on an internally set ratio K. This current can be easily converted to a voltage by using an external resistor, allowing continuous load monitoring and abnormal condition detection.

### Diagnostics Output in Fault Conditions

The CS pin serves a dual purpose, signaling fault events as shown below:

- Fault condition on the activated high side (in ON state) is triggered by overtemperature protection, where the CS output is selected by SEL0 to the high side in a fault state.
- Fault condition on the activated low side (in ON state) is triggered by overcurrent shutdown or overtemperature protection, where the CS output is selected by SEL0 to the same pin (of high side) where the low side is in a fault state.
- OL detection in OFF state (INA=INB=PWM=L) is selected by SEL0. For the H-bridge, special care must be taken for the OUTB (SEL0=L) because the fixed voltage is available only before the device enters its standby mode after t<sub>DSTB</sub> (when all control signals are set to low). In standby mode, CS is pulled down after 47μs (CS fall time is 47μs).

### Diagnostic Flag During NO Fault Conditions

The pin delivers a fixed voltage (V<sub>SENSEH</sub>) in following configurations: full bridge is in OFF state (load connected between OUTA and OUTB, INA=INB=PWM=0), applying activated external pull-up resistor on the pin which is opposite to the monitored one by the CS output (pull-up on OUTB while SEL0=1; or pull-up on OUTA while SEL0=0). Special care must be taken for the configuration where an external pullup is applied on OUTA (SEL0=0) as the device enters standby mode after t<sub>DSTB</sub>.

### Normal operation (SEL0=1/0, corresponding to OUTA/OUTB)

Current provided by the CS output:

$$I_{SENSE} = \frac{I_{OUT}}{K} \quad (1)$$

Voltage on R<sub>SENSE</sub>:

$$V_{SENSE} = R_{SENSE} I_{SENSE} = R_{SENSE} \frac{I_{OUT}}{K} \quad (2)$$

Where:

V<sub>SENSE</sub> is the voltage measured on R<sub>SENSE</sub> resistor. I<sub>SENSE</sub> is the current provided from the CS pin in current output mode. I<sub>OUT</sub> is the current flowing in the selected high side. K factor represents the current mirror ratio between the Power MOSFET and the sense MOSFET.

### Current Sense in Overload Condition (Failure Flag Indication)

Faults caused by overtemperature and open load in the OFF state are indicated by the CS pin pulled to the V<sub>SENSEH</sub> (internal LDO).

Conditions causing the CS pin being pulled to V<sub>SENSEH</sub> include:

- Current flowing in the active high-side triggers overtemperature protection, or the junction temperature exceeds overtemperature threshold.
- Short-circuit to GND: The CS output is enabled by SEL0. The OUTx pin with active high-side is also selected by SEL0.

- Current flowing in active low-side output triggers cut-off current protection ( $I_{OUT} > I_{SD\_LS}$ ), or junction temperature exceeds overtemperature threshold (SEL0=H, CS output represents LSA fault; SEL0=L, CS output represents LSB fault).
- Voltage on OUTx pin in OFF state (INA=INB =PWM =L) exceeds  $V_{OL}$  threshold, such as short-circuit to VCC (CS output is enabled by SEL0 and SEL0 also selects the corresponding output voltage. Special care must be taken for H-bridge for the OUTB (SEL0 = L) because the fixed voltage is only available until the device enters its standby mode after  $t_{DSTB}$  with all the control signals set to low. In these events, the CS output voltage should be controlled at the lowest level which can at least drive  $V_{SENSEH}$  as shown in the EC table.

**Note:** When HSx is in current limit mode, the drain-sourcing voltage of HSx changes rapidly. Once the voltage exceeds the common input voltage on the current sense op-amp, it stops operation. In other words, when the output voltage drops 3V below VCC ( $V_{OUT\_SD}$  is shown in the EC table, guaranteed by design), the CS pin stops sourcing current and is pulled down by the pull-down resistor until the first thermal protection is activated.

## Protection Circuits

### Overvoltage Clamp

As soon as a transient voltage is higher than  $V_{CLP}$  ( $V_{CLPHS}/V_{CLPLS}$ ) on the VCC, the LS MOSFET is forced to operate in the linear region while the HS MOSFET operates in the saturation region. Therefore, the HS component has very high power dissipation. For negative transients applied across the device supply pins, most of the current flows through the Power MOSFET body diodes. The current is not limited by anything other than the pulse generator intrinsic resistance. External circuitry should be used to protect the device against such events.




Figure 14. Overvoltage Clamp Protection Ideal Waveform




Figure 15. Overtoltage Clamp Protection Practical Waveform

## Undervoltage Protection

When the supply voltage on the VCC pin falls below the undervoltage lockout threshold voltage after about 5 $\mu$ s ( $t_{UVLO\_filter}$ ), all circuitry in the device is disabled and internal logic is reset. Operation resumes when VCC supply rises above the UVLO threshold after about 1 $\mu$ s ( $t_{UVLO\_delay}$ ).




Figure 16. SY2A58215 UVLO Protection

## Loss of GND Line

In the case of a GND connection loss,  $I_{OPVCC}$  flows through the ESD components present on the PWM/INA/INB/SEL0 pins, which generates  $I_{GND\_loss}$  (about 10mA) using internal circuitry. The SY2A58215 compares the voltage between the logic pins (PWM/INA/INB/SEL0) and GND. When loss of GND is detected, the device enters standby mode and internal Power MOSFETs are switched off, ensuring that the motor is disabled. The device resumes normal operation after GND is reconnected.




Figure 17. GND Loss Schematic

$R_{input}$  minimum resistor value can be calculated according to the following equations:

$$V_{MCU} - \frac{1}{3} \times I_{GND_{loss}} \times R_{input} - V_{ESD} \leq V_{IL} \quad (3)$$

$$R_{input} \geq (V_{MCU} - V_{IL} - V_{ESD}) \times \frac{3}{I_{GND_{loss}}} \quad (4)$$

## Loss of VCC Line

When VCC is lost, the voltage starts to drop and the energy in the bulk capacitor is used to supply the motor, until the bulk capacitor is discharged and VCC falls below the UVLO threshold




Figure 18. VCC Loss Schematic

## Short-Circuit Protection

### Short to VCC Protection (LS)

Two types of protections are available depending on the short circuits: hard short or resistive short as shown in Figure 19.

#### Hard Short-circuit

When OUTx pin shorts to VCC in a hard short-circuit (low parasitic resistance), once the current flowing through the LS exceeds  $I_{SD\_LS}$ , the device is turned off after a filtering delay ( $t_{SD\_LS}$ ) and it latches as shown in Figure 19. (a). The fault condition is triggered and the CS pin will be pulled up to  $V_{SENSEH}$ . When the fault condition is removed, a short high-level pulse is driven on the INx pin corresponding to the OUTx fault and the device restarts, as shown in Figure 9.

#### Resistive Short-circuit

In a resistive short-circuit, the current through the LS doesn't reach  $I_{SD\_LS}$ , but the temperature rises above the LS thermal shutdown threshold ( $T_{SD\_LS}$ ) which causes the device to switch off and latch, as shown in Figure 19. (b). The fault condition is triggered and the CS pin will be pulled up to  $V_{SENSEH}$ . When the fault condition is removed, a short high-level pulse is driven on the INx pin corresponding to the OUTx fault and the device restarts, as shown in Figure 9).




Figure 19. Short to VCC Protection




Figure 20. OUTx Short to VCC and Fault Clearing

**Short to GND protection**

When the OUTx is shorted to GND, the HSx will operate in the saturation region for a filtering delay time,  $t_{LIM\_HS\_filter}$  (accounting for the op-amp response time) after the current limit threshold  $I_{LIM\_HS}$  is reached. After about 10us, the HS driver is disabled and the CS pin will be pulled up to  $V_{SENSEH}$ . When the fault condition is removed, a short high-level pulse is driven on the INx pin corresponding to the OUTx fault and the device restarts as shown in Figure 8.




Figure 21. HSA Short Protection




Figure 22. OUT Short to GND and Fault Clearing

### Shoot-Through Protection

The SY2A58215 doesn't allow both Power MOSFETs to be active in the same half-bridge at the same time to prevent shoot-through events. Because turning off the HS is slower than turning on the LS, a delay time ( $t_{cross}$ ) is added to ensure LS MOSFET is turned on only after turning off HS MOSFET. Therefore,  $t_{cross}$  is longer than the HS turn-off time (Figure 23).




Figure 23. Anti-Shoot-Through

### Open Load Detection in Off-State (OL)

In off state ( $INA=INB=PWM=Low$ ,  $SEL0=H$ ), open load detection is active after a filtering time ( $t_{DIADLF}$ ). When the OUTA voltage is above the open load detection threshold, the CS pin will be pulled up to  $V_{SENSEH}$  after a filtering time ( $t_{DIADLR}$ ).  $SEL0$  can be set to low and the open load detection on OUTB can also be performed (within  $t_{staby}$  for OUTB). OUTx needs a pull-up resistor  $R_{pull-up}$  in normal application as shown in Figure 24. When OUTx voltage falls below the threshold or the device is out of off state, operation resumes after a delay time  $t_{OL\_delay}$  (about  $3\mu s$ ).




Figure 24. Open Load Detection Configuration


The maximum value of the pull-up resistor  $R_{\text{pull-up}}$  connected to Vbat supply can be calculated according to equation 5:

$$R_{\text{pull-up}} \leq \frac{V_{\text{BAT}} - V_{\text{OL\_MAX}}}{-2 * I_{\text{L(off2)\_MIN}}} \quad (5)$$

### **Thermal Shutdown Protection (TSD)**

If the temperature of Power MOSFET exceeds approximately 170°C ( $T_{\text{SD\_HS}}$ ), the corresponding gate driver is disabled and the CS pin will be pulled up to  $V_{\text{SENSEH}}$ . During this state, all Power MOSFET gate drivers are disabled and the CS pin is pulled up to  $V_{\text{SENSEH}}$  until the temperature drops to a safe level ( $T_{\text{SD\_HSRST}}$ ). Thermal shutdown events indicate excessive power dissipation, insufficient heatsinking or high ambient temperature.

## Application Schematic




## BOM List

Reference Designator	Description	Package Info	Note
C1 C2 C3	10uF/50V	1206	
C4 C5	100nF/50V	0603	
E1	100uF/E <sub>cap</sub> /50V		
C8	1uF/16V	0805	
R1 R2 R3 R4	1kΩ/1%	0603	
R7 R8	270Ω/1%	1206	
R9	4.7kΩ/1%	1206	

## Layout Guidelines


- A PCB floor plan is important to minimize current loop areas. Arranging the power components properly and avoiding sharp corners and narrow paths allow the current to flow smoothly.
- All filtering capacitors (mainly C1&C2&C3 for VCC) must be placed as close as possible to the device pins to keep the parasitic capacitance and inductance of the PCB traces as low as possible.
- Placing two decoupling capacitors (VCC) on the same layer improves the noise immunity. If GND and VCC plate are not on same layer, connect them with multi vias.
- Placing a capacitor between OUT and GND reducing the sparking during the communication of DC motor.
- A multilayer PCB is better than a 2-layer PCB for heat dissipation. To improve thermal and electrical conduction, a 2-ounce or higher copper thickness may be used in place of the standard 1-ounce. If there are several GND planes, using vias to connect them can also help the thermal and electrical conduction.




Top Layer

Top Silkscreen


## SOP16 Package Outline Drawing



**Top View**



**Side View**




**Front View**

*Note: All dimensions are in millimeters and exclude mold flash & metal burr.*


## Tape and Reel Information

### Tape Dimensions and Pin 1 Orientation



Feeding direction →

### Reel Dimensions



Package Types	Tape Width (mm)	Pocket Pitch (mm)	Reel Size (Inch)	Trailer Length (mm)	Leader Length (mm)	Qty per Reel
SOP16 & SOP16E	16	8	13"	400	400	2500

### Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Revision Number	Revision Date	Description
0.9	November 06, 2023	Initial Release
0.9A	December 08, 2023	Add Note 4 in IQVCC test condition
1.0	February 13, 2025	Production Release. Language improvements for clarity
1.0A	June 2, 2025	Revise the typo of formula (3) in page17

## IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2025 Silergy Corp.

All Rights Reserved.