


### General Description

The SY21643 is designed for sensorless control of three-phase brushless DC (BLDC) motor, especially for low noise, low external component count and high efficiency applications. The SY21643 also integrates three half-H-bridges, which have low turn on resistance. A 180° modified SPWM is used to reduce the motor noise and torque ripple. The device can be easily configured through an I<sup>2</sup>C interface to drive different motors.

The SY21643 supplies several protections and abnormal state detections to ensure reliable operation of the motor, such as over current protection, short circuit protection, under voltage lockout, thermal shutdown and abnormal motor states protection. A low-power sleep mode is also provided.


To be compatible with industry-standard devices, the SY21643 package is 24-pin TSSOP24E.

### Ordering Information



Ordering Number	Package type	Note
SY21643HHP	TSSOP24E	

### Typical Application



**Figure 1. Typical Application Circuit**


### Features

- Power Supply Voltage Range from 5V to 40V
- Maximum Drive Current of 2A RMS, 3A Peak Current
- Sine Wave Driver
- Integrated 5V or 3.3V Buck Regulator
- I<sup>2</sup>C Interface
- Speed Setting: PWM/ Analog/I<sup>2</sup>C
- Forward/Reverse Control
- Sleep Mode
- Over Current Protection
- Motor Lock Protection
- Under Voltage Protection
- Thermal Shutdown
- TSSOP24E Package

### Applications

- Appliance Fan
- HVAC

## Pin out (Top View)



(TSSOP24E)

Top Mark: **FDYxyz**, (Device code: FDY; **x=year code**, **y=week code**, **z=lot number code**)

Pin No.	Pin Name	Pin Description
1	VCP	High side gate drive voltage supply. Connect a 100nF capacitor to VM.
2	CP1	Charger pump capacitor. Connect a 100nf capacitor between CP1 and CP2.
3	CP2	
4	LX	Internal regulator switching node. Connect a 47uH inductance at this PIN.
5	GND	Step down regulator ground.
6	VREG	Step down regulator output and feedback pin. Connect a 10uF/6.3V ceramic capacitor at this pin.
7	NC	Not connected
8	GND	Analog power ground.
9	V3P3	3.3V LDO output pin. Connect a 1uF/6.3V capacitor to GND.
10	SCL	I <sup>2</sup> C clock input pin.
11	SDA	I <sup>2</sup> C data signal pin.
12	FG	Motor electrical period output pin, open drain output, need a pull up resistor.
13	SP	Speed control signal input pin. This pin supports PWM or analog speed control signal input.
14	CW/CCW	Motor direction control pin.
15	PGND	Power ground.
16		
17	U	Motor U phase driver pin.
18		
19	V	Motor V phase driver pin.
20		
21	W	Motor W phase driver pin.
22		
23	VM	Motor power supply pin. Decouple this pin to GND pin with at least 10uF ceramic cap.
24		
-	Thermal Pad	The exposed pad must be connected to PGND through soldering PCB for better thermal spreading.





Absolute Maximum Ratings (Note 1)

Table with 2 columns: Parameter and Range. Parameters include VM, U, V, W, VCP, CP1, CP2, SP, SCL, SDA, CW/CCW, LX, VREG, FG, V3P3, Junction Temperature (Tj), Storage Temperature, Package Thermal Resistance, theta\_JA, and theta\_JC.

Recommended Operating Conditions

Table with 2 columns: Parameter and Range. Parameters include VM, U, V, W, SP, FG, SCL, SDA, CW/CCW, Step down regulator output current, V3P3 LDO output current, Junction Temperature Range, and Ambient Temperature Range.

## Electrical Characteristics

(T<sub>A</sub> = 25°C, V<sub>M</sub>=24V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Power Supplies</b>						
VM Operating Supply Current	I <sub>VM</sub>	VM=24V, Buck disable		4.2	6	mA
VM Sleep Mode Current	I <sub>VM_SLP</sub>	VM=24V, SP=0V, sleep mode		220	300	μA
VM Undervoltage Lockout Voltage	V <sub>UVLO_RISE</sub>	VM Rising	4.1	4.5	4.9	V
	V <sub>UVLO_HYS</sub>	VM Hysteresis		300		mV
<b>Stepdown Regulator</b>						
Step down Regulator Output Voltage	V <sub>REG</sub>	L <sub>LX</sub> =47μH, C <sub>VREG</sub> =10μF, V <sub>regSel</sub> =0	4.75	5	5.25	V
		L <sub>LX</sub> =47μH, C <sub>VREG</sub> =10μF, V <sub>regSel</sub> =1	3.25	3.4	3.55	V
Maximum Load from V <sub>REG</sub>	I <sub>REG_MAX</sub>	T <sub>A</sub> = 25°C, L <sub>LX</sub> =47μH, C <sub>VREG</sub> =10μF, BKIPSET=10		100		mA
<b>3.3V LDO</b>						
3.3V LDO Output Voltage	V <sub>3P3</sub>	I <sub>out</sub> =0 to 5mA	3.1	3.3	3.5	V
3.3V LDO Output Current	I <sub>3P3_LDO</sub>	(Note4)			5	mA
<b>H-Bridge MOSFETs</b>						
High Side+ Low Side MOSFETs on Resistance	R <sub>dson</sub>			200	240	mΩ
Off-State Leakage Current	I <sub>OFF</sub>		-1		1	μA
Output Deadtime	T <sub>D</sub>	(Note4)		100		ns
<b>SPEED Control---Analog</b>						
Analog Full Speed Voltage	V <sub>AFS</sub>	(Note4)		V <sub>3P3</sub> *0.9		V
Analog Zero Speed Voltage	V <sub>AZS</sub>			0.2		V
Analog Voltage Resolution	V <sub>AVR</sub>			10.8		mV
Analog Startup Voltage	V <sub>ASV</sub>	Standby mode	0.4			V
Analog Startup Voltage	V <sub>ASV</sub>	Sleep mode	2.2			V
<b>SPEED Control---Digital</b>						
Input High Voltage	V <sub>DSPH</sub>		2.2			V
Input Low Voltage	V <sub>D SPL</sub>				0.8	V
Input Frequency	F <sub>DSPF</sub>	(Note4)	1		100	kHz
<b>CW/CCW input</b>						
Input High Voltage	V <sub>CWH</sub>		2.2			V
Input Low Voltage	V <sub>CWL</sub>				0.6	V
<b>FG output</b>						
FG Output Sink Current	I <sub>FG</sub>		5			mA
<b>SLEEP condition</b>						
Analog Voltage to Enter Sleep Mode	V <sub>AENSLP</sub>	Spctrmd=0(analog mode)			100	mV
Digital Voltage to Enter Sleep Mode	V <sub>DENSLP</sub>	Spctrmd=1(digital mode)			0.8	V
Analog Voltage to Exit Sleep Mode	V <sub>AEXSLP</sub>		2.2			V
Digital Voltage to Exit Sleep Mode	V <sub>D EXSLP</sub>		2.2			V
Time to Exit from Sleep Mode	T <sub>EXSLP</sub>	(Note4)		1		μs
Time to Enter Sleep Mode	T <sub>ENSLP</sub>	(Note4)		10		ms
<b>Lock detection</b>						
Lock Release Time	T <sub>LCKR</sub>	(Note4)		5		s
Lock Enter Time	T <sub>LCKEN</sub>	(Note4)		0.3		s
<b>Protection</b>						
Output Over Current Limit	I <sub>OCP</sub>		3.5	4.5		A
Thermal Shutdown Temperature	T <sub>SD</sub>	(Note4)		150		°C
Thermal Shutdown Hysteresis	T <sub>HYS</sub>	(Note4)		10		°C
<b>I<sup>2</sup>C INTERFACE</b>						
Input High Voltage	V <sub>I<sup>2</sup>CH</sub>		2.2			V
Input Low Voltage	V <sub>I<sup>2</sup>CL</sub>				0.6	V
SCL Clock Frequency	f <sub>SCL</sub>	(Note4)	0		400	kHz



**SILERGY**

# SY21643

Bus Free Time Between Stop/Start	t <sub>BUF</sub>	(Note4)	1.3			μs
Start Condition (Repeated) Hold Time	t <sub>HD,STA</sub>	(Note4)	600			ns
Repeat START Set up Time	t <sub>SU,STA</sub>	(Note4)	600			ns
Set up Time for STOP	t <sub>SU,STO</sub>	(Note4)	600			ns
Data Set up Time	t <sub>SU,DAT</sub>	(Note4)	100			ns
Data Hold Time	t <sub>HD,DAT</sub>	(Note4)	0		900	ns
Data Output Fall Time	t <sub>Of</sub>	(Note3,4)	20+0.1C <sub>B</sub>		300	ns



**Note 1:** Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

**Note 3:** C<sub>B</sub> is total capacitance of one bus line in pF (C<sub>B</sub>≤400pF).

**Note 4:** Guaranteed by design, not subject to test.

## Operation Waveforms



## Functional Description

The SY21643 is designed for sensorless control of three-phase BLDC motor, especially for low noise, low external component count and high efficiency applications. A 180° modified SPWM is used to reduce the motor noise and torque ripple. The device can be easily configured through an I<sup>2</sup>C interface to drive different motors.

The device supplies several protection and abnormal state detect to ensure reliable operation of the motor. The abnormal rotor lock state is detected through different methods. Over current, under voltage lockout and thermal shutdown prevent the device and motor from being damaged.

A buck regulator steps down the input voltage efficiently to provide power for the internal circuits. The output can also be used to power the external circuit such as a microcontroller.

Flexible interfaces have designed in this device. In addition to the I<sup>2</sup>C interface, the system also provides discrete SP pin, CW/CCW pin and FG pin. The SP is the speed command input pin both for digital PWM input and analog input. CW/CCW pin controls the motor direction. FG pin is the speed output pin which shows the motor communication frequency. The user can adjust the motor speed by varying the supply voltage (VM) or by controlling the speed command. The speed command can be given through the PWM input or the analog input or the I<sup>2</sup>C command.

## Motor Parameters

Three parameters of the motor need to be configured in the register to successfully control the motor: motor resistance, inductance, velocity constant. The motor resistance is programmed by writing the values for Rm[11:0] in the MotorPara register. The motor inductance is programmed by writing the values for Lm[11:0] in the MotorPara register. The motor velocity constant is programmed by writing the values for Kt[11:0] in the MotorPara register.

### Motor Resistance

The resistance Rm[11:0] is the phase resistor of the motor. The Rm that the device supports is from 0  $\Omega$  to 32 $\Omega$  which represent the digital value changes from 0 to 4095. The LSB of the digital value for the Rm is 1/128 $\Omega$ .

### Motor Inductance

The inductance Lm[11:0] is the phase inductance of the motor. The Lm that the device supports is from 0 mH to 32mH which represents the digital value changes from 0 to 4095. The LSB of the digital value for the Lm is 1/128 mH.

### Motor Velocity Constant

The motor velocity constant Kt[11:0] is the peak value of the motor phase to phase Back Electro Motive Force(BEMF). The Kt that the device supports is from 0 mV/Hz to 2000mV/Hz which represents the digital value changes from 0 to 4095. The LSB of the digital value for the Kt is 1/2048V/Hz.

## Start the Motor under Different Initial Conditions

This section introduces the startup of the motor under different initial conditions. There are three different states of the motor before the device attempts to exceed the startup process: stationary, spinning in the forward direction or spinning in the reverse direction. Several options are provided to make sure the motor can start up successfully.

### Motor Initial State Detect

The motor initial state is essential for the startup process. Two phase to phase comparators are used to detect the motor initial state while it is coasting (motor phase are in high impedance state before the start). The zero crossings of the phase-to-phase BEMF voltage can be detect if the motor is spinning.


### Start the Motor under the Stationary State

If the motor is stationary, two methods are available to get the initial position of the rotor: the Align method and the PSD (position state detect) method. The Align method forces the rotor to an align position by supplying a voltage with given position and amplitude for a certain time. This method could cause the rotor rotating through a small angle and oscillation during the align time. If the rotation and oscillation is not acceptable, the PSD method can be used. The PSD method

detects the initial rotor position based on the inductance variation around the electrical cycle by injecting a sequence of high frequency voltage pulses.

### Align

The device aligns a motor by injecting a DC voltage with the current flowing from phase U to phase V and phase W for a certain time. The amplitude and duration of the voltage should change with different applications. The motor with bigger inertia needs a bigger voltage and longer time. To avoid a sudden current change, current ramp is used during the alignment.




**Figure 3. Align Voltage and Rotor Position Synchronization**

### PSD

The PSD method is used where the rotor reverse rotation and oscillation are not acceptable because this method does not need to align the rotor to a given position. The PSD obtains the rotor position by injecting six voltage pulses and detecting the bus current. The voltage pulses are generated by applying voltage across two motor phases as follows: UV, UW, VW, VU, WU and WV. The voltage lasts until the current reaches the threshold set inside the device. The device measures the time from when the voltage is applied until the current reaches the threshold. The PSD current threshold is determined by the PSD current threshold setting (PSDCurrThr[2:0]).

### Start the Motor with the Detected Position

If the motor is stationary, the rotor position is obtained after Align or PSD process. The device begins to accelerate the motor from a certain position. The motor is accelerated by applying a rotating voltage vector given by open loop setting. The amplitude of the voltage is determined by the open loop current setting (OpenLCurr[2:0]). The rotating speed of the voltage vector is determined by the open loop start acceleration setting (StAccel1[2:0], StAccel2[2:0]). As the motor needs a minimum speed to generate sufficient BEMF for the communication logic, an open to close threshold speed need to be set in Op2ClThr[4:0]. Figure 4 shows the open loop start up process of the motor.



**Figure 4. Open Loop Motor Start Up**

The amplitude of the open loop voltage is given by Equation 1, where  $U_{st}$  is the open loop voltage amplitude,  $K_t$  is motor velocity constant configured by  $Kt[11:0]$ ,  $R_m$  is the motor resistance configured by  $Rm[11:0]$ ,  $I_{st}$  is the open loop current configured by  $OpenLCurr[2:0]$ . The motor with large inertia needs a big  $I_{st}$

$$U_{st} = I_{st} \times R_m + K_t \times \text{Speed} \quad (1)$$


### Start up When the Motor is spinning in the Forward Direction

If the motor is spinning forward, the initial state detect function can get the rotor communication period and the rotor position when the comparator output changes. So the motor can be started at the moment when the comparator changes. The method provides a quick startup of the motor in this situation.

### Start up When the Motor is spinning in the Reverse Direction

If the motor is spinning in the reverse direction, two options are provided to start the motor: Brake or Reverse drive. The Reverse drive is enabled if  $RvsDrEn=1$ . The reverse drive voltage can be selected by setting the  $VolReverseSel[2:0]$ . The device applies a reverse rotated voltage to drive the motor reversely through the zero speed and continue accelerating the motor to close loop. If  $RvsDrEn=0$ , the device brakes the motor by turning on all the low-side MOSFETs. When initial state detect function detects the motor has stopped spinning, the device begins to start up the motor.

Figure 5 shows the startup of the motor under different conditions.



**Figure 5. Startup of the Motor under Different Conditions**

## Closed Loop Control

In the closed loop operation, the BEMF information is essential to adjust the communication logic. In the sensorless control method, the device continually samples the motor current and periodically samples the bus voltage to estimate the BEMF.

### Closed Loop Speed Control


The user can adjust the motor speed by VM or by controlling the speed command. The device supplies three approaches to control the speed command: the PWM input, the analog input or the I<sup>2</sup>C command.

#### Analog Mode Speed Control

The SP input pin can be set for analog input by configuring  $SpdCtrlMd$  to 0. If  $SP < V_{AZS}$ , the speed command is to stop the motor. If  $SP > V_{AFS}$ , the motor will run at the highest speed.

If  $V_{AZS} < SP < V_{AFS}$ , the speed command changes linearly according to the voltage on the SP pin.

And when the  $SP > V_{ASV}$ , the device start work, then the UVW PWM output will respond to the SP voltage.



**Figure 6. Analog Input and Speed Command**

**Digital PWM Input Mode Speed Control**


When the SpdCtrlMd is configured to 1, the SP pin is set to a digital PWM input pin. The range of PWM duty cycle applied to the SP pin is 0 to 100%. The device can only recognize PWM of frequency  $F_{DSPF}$  to control the speed command. If the input signal keeps low for a certain time ( $t_{EN\_SL\_SB}$ ), the speed command will be stopping the motor.

**I<sup>2</sup>C Mode Speed Control**

The speed can also be controlled through the I<sup>2</sup>C interface. When the OverRide bit is set to 1, the feature is enabled. The device will ignore the input of the SP pin if it is configured in I<sup>2</sup>C mode. The speed command of the I<sup>2</sup>C can be set from 0 to 255 by configuring the SpdCtrl[7:0].

**Closed Loop Accelerate Limit**


Sudden change of the speed command may cause noises and vibration of the motor. A maximum rate at which the speed commands changes is limited in this device. The value of the rate is decided by ClsLpAccel[2:0]. The input speed command and the speed command after rate limit are shown in Figure 7.



**Figure 7. Rate Limit of the Speed Command**

**Closed Loop Angle Control of the Voltage**


For a non-salient pole motor, the best efficiency will be achieved when the current and BEMF have the same phase position. The device adjusts the angle of the voltage every electrical cycle based on the zero crossing points of the BEMF and the sampled current. If the BEMF is leading the current, the voltage needs to be advanced with a corresponding angle in the next cycle. On the other hand, if the BEMF is lagging the current, the voltage needs to be delayed with a corresponding angle in the next cycle. Figure 8 shows the adjustment of the voltage angle with different phase position of the current and BEMF.



**Figure 8. Adjust of the Voltage Angle**

**PWM Output Modulation**

The SY21643 output PWM frequency is 20 kHz. The output voltage applied to the motor is a series of PWM signals modulated by a sine wave so that the output phase-to-phase voltage is sinusoidal. Figure 9 shows the sinusoidal modulating wave and the PWM output.



**Figure 9. The Modulating Wave and the Output PWM**

**Motor Drive Direction Set**


The motor drive direction is determined by the combination CW/CCW pin and the control register Direction. The logic of the drive direction is shown in Tab 1.

**Tab 1. The Logic of Drive Direction**

CW/CCW	Direction	Drive Direction
0	0	Forward (Drive Direction=1)
0	1	Reverse (Drive Direction=0)
1	0	Reverse (Drive Direction=0)
1	1	Forward (Drive Direction=1)

**FG Output**

The FG (frequency generator) output signal is a square wave based on the driving frequency. The default output signal toggles every electrical cycle. Many applications configure the pole pairs of the motor so that it provides two pulses for every mechanical rotation of the motor. The SY21643 device can accomplish this for 2-pole, 4- pole, 6-pole, and 8-pole motors up to 14-pole motors.




**Figure 10. FG Output Signal**

## Step-Down Regulator

The SY21643 includes a step-down voltage regulator. The output voltage can be configured by register bit VregSel. When VregSel = 0, the output voltage is 5V, and when VregSel = 1, the output voltage is 3.3V.

The maximum peak current from Vreg can be selected by setting the BKIPSET[1:0], it can be used to power the external circuit such as a microcontroller.




**Figure 11. Buck Module**

## Abnormal State Detect

The device supplies several protection and abnormal state detect to ensure reliable operation of the motor. The abnormal rotor lock state is detected through different methods.

## Lock Detect and Fault Handling

The device provides several different methods to detect whether the motor is locked by some external torque. Six different methods are used to make sure the detection is quick and reliable. If any of the lock conditions happens, the device will stop driving the motor and try to restart it after a certain time. The device also detects if there is a motor connected in addition to the lock detect. Figure 12 shows the detect logic of the device.



**Figure 12. Lock Detect and Fault Handling**

### **Current Limit**

If a sudden lock happens when the motor is rotating, the current will be much big which could damage the system. The device provides a configurable current threshold which is set by CurrLimitThr[2:0] to detect the sudden lock. If the current is higher than the threshold, the device will stop the motor and a lock condition will be reported. The device will try to restart the motor after the time  $T_{LCKR}$ .

### **Open Loop Stuck**

If the motor is successfully started up to the closed loop speed, the motor speed will be equal to the given closed loop speed. If the BEMF is not detected for one electrical period, the startup is failure and the device will stop the motor and report a lock condition. The device will try to restart the motor after  $T_{LCKR}$ .

### **Closed Loop Stuck**

If a stuck happens when the motor operates in the closed loop state, the motor speed will suddenly become very low or even become 0. As the period of the BEMF is related to the motor speed, the zero crossing point of the BEMF will delay or even undetected. A closed loop stuck happens if the period of the BEMF is 1.5 longer than the previous period or the zero crossing point of the BEMF is not detected during that time.

### **Abnormal Kt**

The integrated value of the BEMF in half of an electrical cycle is a constant regardless of the motor speed. The value is determined by the motor velocity  $K_t$ . The device calculates the velocity constant ( $K_{t\_est}$ ) and compares it with the  $K_t$  programmed by the user. If the  $K_{t\_est}$  is smaller than  $0.5 \times K_t$  or bigger than  $2 \times K_t$ , a lock condition is reported.

### **Abnormal Speed**

When the motor is normally running, the BEMF must be smaller than the amplitude of the output voltage. If the estimated BEMF is larger than the output voltage, the motor must get out of phase.

### **Digital No Motor**

If the motor is not connected, no current will be detected. The device checks the U phase current through the ADC sample when the motor reaches the closed loop threshold, if the current is less than 40mA, the no motor fault is reported.

## **Diagnostics and Visibility**

The motor information such as motor speed, lock information and others can also be monitored through the I<sup>2</sup>C serial interface.

### **Motor Status Read Back**

The motor status register provides information on thermal shutdown (TSD), sleep state (Slp\_Stdb), over current (OCP) and locked rotor (MtrLck).

### **Motor Electrical Speed Read Back**

The motor electrical speed is calculated by the period of the zero-crossing point of the estimated BEMF. The value is automatically updated in register MotorSpeed. The electrical speed needs to be divided by the motor pole pairs to get the mechanical speed.

## Motor Electrical Period Read Back

The motor electrical period is the time between two zero crossing points of the estimated BEMF. The value is automatically updated in register MotorPeriod.

## Motor Velocity Read Back

The motor velocity is a constant for a certain motor. The motor velocity is automatically updated in register MotorKt.

## Sleep or Standby Mode

The SY21643 also provide a sleep or standby mode. When the SY21643 enters Sleep Mode, three half-H-bridges gate drivers are disabled, the charge pump is stopped to conserve more energy, all internal logic and any register data not stored in MTP is reset, and all internal clocks are stopped.

Setting SleepDis=1 or sleep\_stby=1 prevents the device to enter sleep condition. If the device has entered into sleep mode, setting SleepDis=1 or sleep\_stby=1 will take it out of sleep mode.

For different speed command modes, bellow shows the condition to enter or exit from sleep mode.

**Tab 2. Enter/Exit Sleep Mode**

Speed Command	Enter Sleep Mode	Exit from Sleep Mode
Analog	SP pin voltage < $V_{AENSLP}$ for $T_{ENSLP}$	SP pin voltage > $V_{AEXSLP}$ for $T_{EXSLP}$
PWM	SP pin voltage < $V_{DEXSPL}$ for $T_{ENSLP}$	SP pin voltage > $V_{DEXSPL}$ for $T_{EXSLP}$
I <sup>2</sup> C	SpdCtr[7:0] is set as 0 for $T_{ENSLP}$	SleepDis=1 or sleep_stby=1

## Protections

The device is fully protected against overcurrent, undervoltage, thermal shutdown and mechanical voltage surge protection.

### Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive. If this analog current limit persists for longer than the OCP deglitch time, all FETs in the three phase half-H-bridge will be disabled. The driver will be re-enabled after the OCP retry period (5s) has passed. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes.

Over current conditions are detected independently on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. If an analog current limit persists for longer than the OCP deglitch time, the SY21643 disables the output.

### Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and all internal logic will be reset. Operation will resume when VM rises above the UVLO threshold.

### Thermal Shutdown (TSD)

The device has thermal shutdown (TSD) to protect itself from over temperature. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or a too high ambient temperature.


### Mechanical Voltage Surge Protection

When the motor speed command suddenly drops or the drive signals turn from driving the motor state to a high impedance state, the mechanical energy stored in the rotor will return back to the power supply, which could lead to dc voltage surge and damage the system.

When the motor speed command suddenly drops, the BEMF generated by the motor is higher than the voltage applied to the motor. The energy returns to the power supply and the VM voltage surges. To avoid the energy returns back to the VM, there should be a minimal voltage supplied to the motor.


## I<sup>2</sup>C Compatible Interface

The SY21643 features an I<sup>2</sup>C interface that allows the HOST processor to program or to control the motor. The I<sup>2</sup>C interface supports clock speeds of up to 400 kHz and uses standard I<sup>2</sup>C commands. The SY21643 always operates as a slave device, and is addressed using a 7-bit slave address followed by an 8<sup>th</sup> bit, which indicates whether the transaction is a read-operation or a write-operation.




### START and STOP Conditions:

The SY21643 is controlled via an I<sup>2</sup>C compatible interface. The START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. The I<sup>2</sup>C master always generates the START and STOP conditions.




### Data Validity:

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.



### Acknowledge:

Each address and data transmission use 9-clock pulses. The ninth pulse is the acknowledge bit (ACK). After the START condition, the master sends 7-slave address bits and an R/W bit during the next 8-clock pulses. During the ninth clock pulse, the device that recognizes its own address holds the data line low to acknowledge. The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.




### Data Transactions:

All transactions start with a control byte sent from the I<sup>2</sup>C master device. The control byte begins with a START condition, followed by 7-bits of slave address (0110100x) followed by the 8<sup>th</sup> bit, R/W bit. The R/W bit is 0 for a write or 1 for a read. If any slave devices on the I<sup>2</sup>C bus recognize their address, they will acknowledge by pulling the SDA line low for the last clock cycle in the control byte. If no slaves exist at that address or are not ready to communicate, the data line will be 1, indicating a Not Acknowledge condition. Once the control byte is sent, and the SY21643 acknowledges it, the 2nd byte sent by the master must be a register address byte. The register address byte tells the SY21643 which register the master will write or read. Once the SY21643 receives a register address byte it responds with an acknowledge signal.

Write To A Register



Read From A Register




**SY21643 Register Map**


Register Name	Address	D7	D6	D5	D4	D3	D2	D1	D0	
SpeedCtrl <sup>(1)</sup>	0x00	SpdCtrl[7:0]								
OverRide <sup>(1)</sup>	0x01	OverRide	Reserved							
DecCtrl <sup>(1)</sup>	0x02	enProgKey[7:0]								
EECtrl <sup>(1)</sup>	0x03	SleepDis	Sldata	eeRefresh	eeWrite	Paralnit	Reserved			
Status <sup>(2)</sup>	0x10	OCP	Slp_Stdby	TSD	MtrLck	UVLO	SHORT	BUCK		
MotorSpeed1 <sup>(2)</sup>	0x11	MotorSpeed[15:8]								
MotorSpeed2 <sup>(2)</sup>	0x12	MotorSpeed[7:0]								
MotorPeriod1 <sup>(2)</sup>	0x13	MotorPeriod[15:8]								
MotorPeriod2 <sup>(2)</sup>	0x14	MotorPeriod[7:0]								
MotorKt1 <sup>(2)</sup>	0x15	MotorKt[15:8]								
MotorKt2 <sup>(2)</sup>	0x16	MotorKt[7:0]								
SupplyVoltage <sup>(2)</sup>	0x17	SupplyVoltage[7:0]								
FaultCode <sup>(2)</sup>	0x18		Lock5	Lock4	Lock3	Lock2	Lock1	Lock0		
MotorPara1	0x20	Rm[11:4]								
MotorPara2	0x21	Rm[3:0]				Lm[11:8]				
MotorPara3	0x22	Lm[7:0]								
MotorPara4	0x23	Kt[11:4]								
MotorPara5	0x24	Kt[3:0]				Direction	EnLdidt[2:0]			
SysOpt0 <sup>(3)</sup>	0x25	SpdStartBrake[2:0]			SampleCnt[1:0]		SigFltTime0[2:0]			
SysOpt1 <sup>(3)</sup>	0x26	ISDThr[2:0]			IPDAdvAg[1:0]		AVSMEn	RvsDrEn	AVSMMd	
SysOpt2 <sup>(3)</sup>	0x27	LockEn[5:0]								
SysOpt3 <sup>(3)</sup>	0x28	OpenLCurr[2:0]			VMBias[1:0]		StAccel1[2:0]			
SysOpt4 <sup>(3)</sup>	0x29	Op2ClsThr[4:0]					AlignTime[2:0]			
SysOpt5 <sup>(3)</sup>	0x2A	IPDCIk[1:0]		VolReverseSel[2:0]			ClsLpAccel[2:0]			
SysOpt6 <sup>(3)</sup>	0x2B	IPDCurrThr[2:0]			SpdCtrlMd	VregSel	CurrLimitThr[2:0]			
SysOpt7 <sup>(3)</sup>	0x2C	OpStuckThr[1:0]		SpdFlt[1:0]		SpdStartWait[3:0]				
SysOpt8 <sup>(3)</sup>	0x2D	OpLCurrRt[2:0]			StAccel2[2:0]			AccType	IPDCurrZero	
SysOpt9 <sup>(3)</sup>	0x2E					IPD_PWM[1:0]		IPD_SLEW[1:0]		
SysOpt10 <sup>(3)</sup>	0x2F	FGCycle[2:0]			SpdupTime[1:0]		BuckPtcEn	BrkDoneThr [1:0]		
SysOpt11 <sup>(3)</sup>	0x30	MaxPwmDuty[7:0]								
SysOpt12 <sup>(3)</sup>	0x31	AngAdvCtrl[7:0]								
SysOpt13 <sup>(3)</sup>	0x32	BKIPSET[1:0]		RestartTimeSel	Buck_Dis	CurrSamThr[1:0]		sleep_stby	sda_timeout_en	

**Note:** (1) R/W;(2) Read Only;(3) MTP


**TSSOP24E Package Outline Drawing**




**Top View**



**Side View**



**Front View**




**Recommended PCB Layout  
(Reference only)**


**Notes:** All dimension in millimeter and exclude mold flash & metal burr.

## Taping & Reel Specification

### 1. Taping Orientation



### 2. Carrier Tape & Reel Specification for Packages



Package Types	Tape Width (mm)	Pocket Pitch(mm)	Reel Size (Inch)	Trailer Length(mm)	Leader Length (mm)	Qty per Reel
TSSOP24E	16	12	13"	400	400	3000

### 3. Others: NA



---

### **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

<b>Revision Number</b>	<b>Revision Date</b>	<b>Description</b>
0.9	October 9, 2023	Initial Release
1.0	October 9, 2023	Production Release



## IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2023 Silergy Corp.

All Rights Reserved.