SY20235

Ultra Low Quiescent Current 2.0MHz, 5A Synchronous Step Down Regulator

General Description

The SY20235 is a high efficiency ultra low quiescent current, 2.0MHz synchronous step-down DC/DC regulator capable of delivering up to 5A output current.

The SY20235 operates over a wide input voltage range from 2.5V to 5.5V and integrates main switch and synchronous switch with very low $R_{DS\ (ON)}$ to minimize the conduction loss.

Ordering Information

SY20235□(□□)□
- Temperature Code
- Package Code
- Optional Spec Code

Ordering Number	Package Type	Note
SY20235QUC	QFN2×1.5-8	5A

Features

- Input Voltage Range: 2.5V to 5.5V
- 2.0 MHz Switching Frequency
- 5A Maximum Output Current
- Peak Current Mode Control for the Fast Transient Speed
- 100% Drop Out Function
- Typical 18μA Quiescent Current
- Low $R_{DS(ON)}$ for Internal Switches (PFET/NFET): 55mΩ/35mΩ
- Hic-cup Mode Protection for Hard Short Condition
- RoHS Compliant and Halogen Free
- Compact Package: QFN2×1.5-8

Applications

- Set Top Box
- Net PC
- Mini-Notebook PC
- Access Point Router

Typical Applications



Figure 1. Schematic Diagram



Figure 2. Efficiency Figure

Pinout (top view)



Part Number	Package type	Top Mark①
SY20235QUC	QFN2×1.5-8	Ed***xyz***

Note①： ***x=year code, y=week code, z= lot number code.***

Pin Name	Pin Number	Pin Description
PVIN	1	Supply voltage for power circuit. Decouple this pin to ground with at least a 22μF ceramic capacitor.
PGND	2	Power ground pin.
LX	3	Inductor pin. Connect this pin to the switching node of inductor.
PG	4	Power good indicator (Open drain output). Low if the output < 90% of regulation voltage; High otherwise. Connect a pull-up resistor to the input.
FB	5	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6V\times(1+R_H/R_L)$.
SGND	6	Signal ground pin.
SVIN	7	Supply voltage for control circuit. Decouple this pin to ground with at least a 1μF ceramic capacitor.
EN	8	Enable input pin. Integrated 4MΩ pull-down resistor.

Absolute Maximum Ratings (Note 1)

All Pins ---------- 6V
Power Dissipation, P_D @ T_A = 25°C QFN2×1.5-8----------1W
Package Thermal Resistance (Note 2)
θ_{JA} ---------- 100°C/W
θ_{JC} ---------- 15°C/W
Junction Temperature Range ---------- 150°C
Lead Temperature (Soldering, 10 sec.) ---------- 260°C
Storage Temperature Range ---------- -65°C to 150°C

Recommended Operating Conditions (Note 3)

Supply Input Voltage ---------- 2.5V to 5.5V
Junction Temperature Range ---------- -40°C to 125°C
Ambient Temperature Range ---------- -40°C to 85°C

Electrical Characteristics

(V_{IN} = 5V, V_{OUT} = 2.5V, L = 0.47μH, C_{OUT} = 22μF, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.5		5.5	V
Quiescent Current	I_Q	I_{OUT}=0, V_{FB}=V_{REF} ×105%		18		μA
Shutdown Current	I_{SHDN}	EN=0		0.1	1	μA
Feedback Reference Voltage	V_{REF}		0.591	0.6	0.609	V
PFET RON	$R_{DS(ON),P}$			55		mΩ
NFET RON	$R_{DS(ON),N}$			35		mΩ
Peak Current Limit	I_{LIM}		6			A
EN Rising Threshold	V_{ENH}		1.5			V
EN Falling Threshold	V_{ENL}				0.4	V
Input UVLO Threshold	V_{UVLO}				2.5	V
UVLO Hysteresis	V_{HYS}			0.15		V
Oscillator Frequency	F_{OSC}	I_{OUT}=500mA		2		MHz
PGOOD Under-voltage Threshold	$V_{FB,LV}$			0.55		V
Short Circuit Protection Threshold	V_{SCP}			0.26		V
Min ON Time				80		ns
Soft-start Time	t_{SS}			1		ms
Output Discharge Switch On Resistance	R_{DSC}			50		Ω
Thermal Shutdown Temperature	T_{SD}			150		°C
Thermal Shutdown Hysteresis	T_{HYS}			15		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at T_A = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions.

Block Diagram



Typical Performance Characteristics

Efficiency vs. Load Current



Efficiency vs. Load Current



Efficiency vs. Load Current



Output Ripple

(V_{IN}=5.0V, V_{OUT}=1.8V, I_O=5.0A)



Time (400ns/div)

Startup from Enable

(V_{IN}=5.0V, V_{OUT}=1.8V, I_O=5.0A)



Time (800μs/div)

Shutdown from Enable

(V_{IN}=5.0V, V_{OUT}=1.8V, I_O=5.0A)



Time (200μs/div)

Short Circuit Protection

(V_{IN}=5.0V, V_{OUT}=1.8V, I_O=0A ~ Short)



Time (2ms/div)

Short Circuit Protection

(V_{IN}=5.0V, V_{OUT}=1.8V, I_O=5.0A ~ Short)



Time (2ms/div)

Load Transient

(V_{IN}=5.0V, V_{OUT}=1.8V, I_O=0.5 ~ 5.0A)



Time (100μs/div)

Operation

The SY20235 is an ultra low quiescent current synchronous Buck regulator that integrates the PWM control, top and bottom switches on the same die to minimize the switching losses and conduction losses. With low $R_{DS(ON)}$ power switches and proprietary PWM control, this IC achieves a higher efficiency with high switching frequency to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

The SY20235 senses the output voltage conditions for the fault protection. If the DC output voltage is about 3% over the regulation level, both switches turn off and remain in the off state. If the DC output voltage is below 42% of the regulation level, the IC will enter hic-up short protection mode. When the output voltage is below 42% of the regulation, the frequency is folded back to 25% of the normal frequency and the current limit is decreased to 55% of the normal current limit to prevent the inductor current runaway and to reduce the power dissipation within the IC under true short circuit conditions.

Applications Information

Because of the high integration in SY20235, the application circuit based on this regulator is rather simple. Only input capacitor C_{IN}, output capacitor C_{OUT}, inductor L and feedback resistors (R_1 and R_2) need to be selected for the targeted applications.

Feedback Resistor Divider R_1 and R_2

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R_1 and R_2. A value between 10k and 1M is recommended for both resistors. If R_1=100k is chosen, then R_2 can be calculated to be:

$$R_2 = \frac{0.6R_1}{V_{OUT} - 0.6} (\Omega)$$



Input Capacitor C_{IN}

This ripple current through input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D(1-D)} \text{ (A)}$$

This formula has a maximum at $V_{IN}=2\times V_{OUT}$ condition, where $I_{CIN\_RMS}=I_{OUT}/2$.

With the maximum load current at 5A, a typical X5R or better grade ceramic capacitor with 6.3V rating and greater than 22µF capacitance can handle this ripple current well. To minimize the potential noise problem, place this ceramic capacitor really close to the PVIN and GND pins. Care should be taken to minimize the loop area formed by C_{IN}, PVIN and GND pins.

A 1µF ceramic capacitor needs to be added across SVIN and GND.

Output Capacitor C_{OUT}

Both steady state ripple and transient requirements must be taken into account when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and more than two pcs 22µF capacitors.

Output Inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum average input current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN\_MAX})}{F_{SW} \times I_{OUT\_MAX} \times 40\%} \text{ (H)}$$

Where F_{SW} is the switching frequency and I_{OUT_MAX} is the maximum load current.

SY20235 is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.

$$I_{SAT,\,MIN} > I_{OUT,\,MAX} + \frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{2 \times F_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<15mΩ to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low (<0.4V) will shut down the device. During shutdown, the SY20235 shutdown current drops to lower than 0.1μA. Driving the EN pin high (>1.5V) will turn on the IC again.

Power Good Indication

PG is an open-drain output pin. Connect an above 100k pull-up resistor to V_{IN}. PG pin will output high after the output voltage exceeds 90% of normal output voltage.

Load Transient Considerations:

SY20235 integrates the compensation components to achieve good stability and fast transient responses. Adding a 10pF~22pF ceramic capacitor in parallel with R_1 may further speed up the load transient responses.

Layout Design:

To achieve a higher efficiency and better noise immunity, following components should be placed close to the IC: C_{IN}, L, R_L, R_H, C_{FF}.

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. Reasonable vias are suggested to be placed underneath the ground pad to enhance the soldering quality and thermal performance

2) The decoupling capacitor of PVIN and SVIN must be placed as close as possible to the pins. The loop area formed by the capacitors and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to improve the noise immunity.

4) The components R_L, R_H and the trace connecting to the FB pin must NOT be adjacent to the LX node on the PCB layout to minimize the noise coupling to FB pin.

PCB Layout Suggestion



QFN2×1.5-8 Package Outline Drawing



Top View



Bottom View



Side View



Recommended PCB layout (Reference only)

Notes: **All dimension in MM and exclude mold flash & metal burr**

Taping & Reel Specification

1. QFN2×1.5 taping orientation



Feeding direction

2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
QFN2×1.5	8	4	7	400	160	3000

3. Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Jan.21, 2021	Revision 0.9B	Update the package outline drawing (page9)
Aug. 06, 2015	Revision 0.9A	1. Add Recommended PCB layout in POD 2. Add taping & reel specification
Aug. 14, 2014	Revision 0.9	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com