SY21034B

High Efficiency, 200kHz, 100V Input, 1.2A Asynchronous Step Down Regulator

General Description

The SY21034B is a high efficiency, current mode adaptive constant OFF time controlled asynchronous step-down DC/DC converter capable of delivering 1.2A output current. The SY21034B operates over a wide input voltage range from 4.5V to 100V and integrates main switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Ordering Information

SY21034 □(□□)□
- Temperature Code
- Package Code
- Optional Spec Code

Ordering Number	Package Type	Note
SY21034BADC	TSOT23-6	

Features

- Low $R_{DS(ON)}$ for Internal N-channel Power FET:1Ω
- 4.5-100V Input Voltage Range
- 1.2A Output Current Capability
- 200kHz Pseudo Constant Switching Frequency
- Internal Soft-start Limits the Inrush Current
- Hic-cup Mode Output Short Circuit Protection
- EN ON/OFF Control with Accurate Threshold
- Cycle-by-cycle Peak Current Limit
- 0.6V±1 % Reference Voltage
- RoHS Compliant and Halogen Free
- TSOT23-6 Package

Applications

- Non-isolated Telecommunication Buck Regulator
- Secondary High Voltage Post Regulator
- Automotive Systems
- Electric Bicycle

Typical Application



Figure1. Schematic Diagram



Figure2. Efficiency vs. Output Current

Pinout (top view)



(TSOT23-6)

Top Mark: T5*xyz* (device code: T5, ***x=year code, y=week code, z= lot number code)***

Pin Name	Pin Number	Pin Description
BS	1	Boot-strap pin. Supply high side gate driver. Connect a 0.1μF ceramic capacitor in series with a 10Ω resistor between the BS and the LX pin.
GND	2	Ground pin.
FB	3	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in figure 1) to program the output voltage: $V_{OUT}=0.6\times(1+R_1/R_2)$.
EN	4	Enable control. Pull high to turn on. Do not leave it floating.
IN	5	Input pin. Decouple this pin to GND pin with at least a 1μF ceramic capacitor.
LX	6	Inductor pin. Connect this pin to the switching node of the inductor.

Function Block



Figure3. Block Diagram

Absolute Maximum Ratings (Note 1)

Supply Input Voltage ---------- -0.3V to 100V
BS-LX Voltage---------- -0.3V to 6V
EN, LX Voltage ---------- -0.3V to V_{IN} + 0.3V
FB Voltage ---------- -0.3V to 24V
Power Dissipation, P_D @ T_A = 25°C TSOT23-6 ---------- 1W
Package Thermal Resistance (Note 2)
θ_{JA} ---------- 100°C/W
θ_{JC} ---------- 25°C/W
Junction Temperature Range---------- -40°C to 150°C
Lead Temperature (Soldering, 10 sec.) ---------- 260°C
Storage Temperature Range ---------- -65°C to 150°C
Dynamic LX Voltage in10ns Duration---------- IN+3V to GND-5V

Recommended Operating Conditions (Note 3)

Supply Input Voltage ---------- 4.5V to 100V
Junction Temperature Range ---------- -40°C to 125°C
Ambient Temperature Range ---------- -40°C to 85°C

Electrical Characteristics

(V_{IN} = 48V, V_{OUT} = 12V, L = 6.8µH, C_{OUT} = 10µF, T_A = 25°C, I_{OUT} =0.1A, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		4.5		100	V
Quiescent Current	I_Q	I_{OUT}=0, V_{FB}=V_{REF}×105%		100	150	µA
Shutdown Current	I_{SHDN}	EN=0		9	20	µA
Feedback Reference Voltage	V_{REF}		0.594	0.6	0.606	V
FB Input Current	I_{FB}	V_{FB}= 1V	-50		50	nA
Power FET RON	$R_{DS(ON)1}$			1		Ω
Power FET Peak Current Limit	$I_{LIM,TOP}$		1.8	2.1	2.6	A
EN Rising Threshold	V_{ENH}		1.14	1.2	1.26	V
EN Falling Threshold	V_{ENL}		0.94	1	1.06	V
Input UVLO Threshold	V_{UVLO}				4.5	V
Input UVLO Hysteresis	$V_{UVLO, HYS}$			110		mV
Switching Frequency	f_{SW}			200		kHz
Switching Frequency Accuracy	$f_{SW,ACC}$		-20		20	%f_{SW}
Min ON Time	$t_{ON,MIN}$			80		ns
Min Off Time	$t_{OFF,MIN}$			80		ns
Soft-start Time	t_{SS}			800		µs
Thermal Shutdown Temperature	T_{SD}			150		°C
Thermal Shutdown Hysteresis	T_{HYS}			15		°C

Note 1: Stresses beyond "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at T_A = 25°C on a two-layer Silergy Evaluation Board.

Note 3: The device is not guaranteed to function outside its operating conditions.

Typical Performance Characteristics

Efficiency vs. Output Current
(L=68µH/CDRH8D43-680NC)



Efficiency vs. Output Current
(L=47µH/CDRH8D43-470NC)



Load Transient
(V_{IN}=48V, V_{OUT}=12V, I_O=0 ~ 0.6A)



Time (200µs/div)

Load Transient
(V_{IN}=48V, V_{OUT}=12V, I_O=0.12 ~ 1.2A)



Time (200µs/div)

Output Ripple
(V_{IN}=48V, V_{OUT}=12V, I_O=0A)



Time (2µs/div)

Output Ripple
(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A)



Time (10µs/div)

Startup from V_{IN}
(V_{IN}=48V, V_{OUT}=12V, I_O=0A)



Time (2ms/div)

Shutdown from V_{IN}
(V_{IN}=48V, V_{OUT}=12V, I_O=0A)



Time (40ms/div)

Startup from V_{IN}
(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A)



Time (10ms/div)

Shutdown from V_{IN}
(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A)



Time (40ms/div)

Startup from EN
(V_{IN}=48V, V_{OUT}=12V, I_O=0A)



Time (2ms/div)

Shutdown from EN
(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A)



Time (400ms/div)

Startup from EN

(V_{IN}=48V, V_{OUT}=12V, I_O=0A)



Time (2ms/div)

Shutdown from EN

(V_{IN}=48V, V_{OUT}=12V, I_O=0A)



Time (400ms/div)

Startup from EN

(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A)



Time (2ms/div)

Shutdown from EN

(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A)



Time (2ms/div)

Hard Short Protection

(V_{IN}=48V, V_{OUT}=12V, I_O=0A~ Short)



Time (20ms/div)

Hard Short Protection

(V_{IN}=48V, V_{OUT}=12V, I_O=1.2A~ Short)



Time (20ms/div)

Operation

The SY21034B is a high efficiency, current mode adaptive constant OFF time controlled asynchronous step-down DC/DC converter capable of delivering 1.2A output current. The SY21034B operates over a wide input voltage range from 4.5V to 100V and integrates main switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved at 200kHz switching frequency.

Applications Information

Because of the high integration in the SY21034B, the application circuit based on this IC is rather simple. Only the input capacitor C_{IN}, the output capacitor C_{OUT}, the output inductor L_1 and the feedback resistors (R_1 and R_2) need to be selected for the target applications.

Feedback Resistor Divider R_1 and R_2

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R_1 and R_2. A value between 10kΩ and 1MΩ is highly recommended for both resistors. If V_{OUT} is 1.2V, R_1=100kΩ is chosen, then using the following equation, R_2 can be calculated to be 100kΩ:

$$R_2 = \frac{0.6V}{V_{OUT}-0.6V} R_1 .$$



Input Capacitor C_{IN}

The ripple current through the input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D(1-D)} .$$

To minimize the potential noise problem, we place a typical X5R or a better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} and IN/GND pins. In this case, a 1μF low ESR ceramic capacitor is recommended.

Output Capacitor C_{OUT}

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For most applications, an X5R or a better grade ceramic capacitor larger than 22μF capacitance can work well. The capacitance derating with DC voltage must be considered.

Output Inductor L

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{f_{SW} \times I_{OUT,MAX} \times 40\%}$$

Where f_{SW} is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The SY21034B is quite tolerant of different ripple current amplitudes. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{2 \times f_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50mΩ to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low (<0.94V) will shut down the device. During the shutdown mode, the SY21034B shutdown current will drop to lower than 10μA. Driving the EN pin high (>1.26V) will turn on the IC again.

It is not recommended to connect EN and IN directly. A resistor in a range of 1kΩ to 1MΩ should be used if EN is pulled high by IN.

External Bootstrap Capacitor

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor in series with a 10Ω resistor connected between the BS pin and the LX pin is recommended.



Load Transient Considerations

The SY21034B integrates the compensation components to achieve good stability and fast transient responses. In some application, adding a 47pF ceramic capacitor in parallel with R_1 may further speed up the load transient responses, thus it is recommended for applications with large load transient step requirements.



Layout Design

The layout design of the SY21034B is relatively simple. For the best efficiency and to minimize noise problem, the following components should be placed close to the IC: C_{IN}, L_1, D_1, R_1 and R_2.

1) It is desirable to maximize the PCB copper area connected to the GND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane will be highly desirable.

2) C_{IN} must be close to the IN and GND pins. The loop area formed by C_{IN} and GND must be minimized.

3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.

4) The components R_1 and R_2 and the trace connected to the FB pin must not be adjacent to the LX node on the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at the shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull-down 1MΩ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at the shutdown mode.



Figure4. PCB Layout Suggestion

TSOT23-6 Package Outline & PCB Layout



Top view



Side view



Front view



Recommended Pad Layout

Notes: **All dimension in millimeter and exclude mold flash & metal burr.**

Taping & Reel Specification

1. Taping orientation

TSOT23-6



Feeding direction ⟶

2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
TSOT23-6	8	4	7"	400	160	3000

3. Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Nov.14, 2022	Revision 0.9D	Updated the lead width of package (Page 9)
Jan.18, 2022	Revision 0.9C	1. The Absolute Maximum Ratings of the FB pin changed from (-0.3V to V_{IN}+0.3V) to (-0.3V to 24V). (Page 3) 2. Update the test conditions of FB Input Current in EC table.
Jun.10, 2021	Revision 0.9B	Update the test conditions for the EC table: V_{IN} changed from 20V to 48V
Jul.20, 2020	Revision 0.9A	1. Update the BS pin description (page2); 2. Update the External Bootstrap Capacitor Application Information (page8).
May.7, 2020	Revision 0.9	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com