

General Description

SY22852 is a PWM controller with several features to enhance performance of Flyback converters. It integrates a 200V MOSFET to decrease physical volume. Both current and voltage regulation are achieved by primary side control technology for low cost application. To achieve higher efficiency and better EMI performance, SY22852 drives Flyback converters in the Quasi-Resonant mode.

Ordering Information

SY22852 □ (□ □) □
 □ Temperature Code
 □ Package Code
 □ Optional Spec Code

Ordering Number	Package type	Note
SY22852FAC	SO8	----

Features

- Integrated 200V MOSFET
- Primary side CV/CC control eliminates the opto-coupler
- Valley turn-on of the primary MOSFET to achieve low switching losses
- Low start up current: 15 μ A typical
- Maximum switching frequency limitation 120kHz
- Compact package: SO8

Applications

- DC/DC adapters
- Battery Chargers

Recommended operating output power	
Products	36~72Vdc
SY22852	7.2W

Typical Applications





Figure 1. Schematic Diagram

Pinout (Top view)



(SO8)

Top Mark: AKWxyz (device code: AKW, x=year code, y=week code, z= lot number code)

Pin	Name	Description
1	GND	Ground pin.
2	ISEN	Current sense pin.
3	NC	No Connection
4	DRAIN	Drain of the internal power MOSFET.
5	NC	No Connection
6	VIN	Power supply pin.
7	COMP	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop and to achieve fast transient response.
8	ZCS	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resistor divider and detects the inductor current zero crossing point.


Absolute Maximum Ratings (Note 1)

VIN	-0.3V~19V
Supply Current I _{VIN}	30mA
ISEN, COMP	-0.3V~3.6V
ZCS	-0.3V~V _{VIN} +0.3V
DRAIN	-200V
Power Dissipation, @ T _A = 25°C SO8	TBD
Package Thermal Resistance (Note 2)	
SO8, θ _{JA}	TBD
SO8, θ _{JC}	TBD
Junction Temperature Range	-45°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

Recommended Operating Conditions (Note 3)

VIN	8V~15.4V
Junction Temperature Range	-40°C to 125°C

Block Diagram



Electrical Characteristics

($V_{IN} = 12V$ (Note 3), $T_A = 25^\circ C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply Section						
Input voltage range	V_{VIN}		8		15.4	V
VIN turn-on threshold	$V_{VIN,ON}$				17.6	V
VIN turn-off threshold	$V_{VIN,OFF}$		6.0		7.9	V
VIN OVP voltage	$V_{VIN,OVP}$			$V_{VIN,ON}+1$		V
Start up Current	I_{ST}	$V_{VIN} < V_{VIN,OFF}$		15		μA
Operating Current	I_{VIN}	$C_L=100pF, f=15kHz$		1		mA
Shunt current in OVP mode	$I_{VIN,OVP}$	$V_{VIN} > V_{VIN,OVP}$	1.6	2	2.5	mA
Error Amplifier Section						
Internal reference voltage for output current	V_{REF}			0.42		V
Sleep mode ON threshold on COMP	$V_{COMP,ON}$			0.1		V
Sleep mode OFF threshold on COMP	$V_{COMP,OFF}$			0.15		V
Current Sense Section						
Current limit reference voltage	$V_{ISEN,MAX}$			1.0		V
ZCS pin Section						
ZCS pin OVP voltage threshold	$V_{ZCS,OVP}$			1.29		V
ZCS pin voltage reference	$V_{ZCS,REF}$			1.25		V
Integrated MOSFET Section						
Breakdown Voltage	V_{BV}	$V_{GS}=0V, I_{DS}=250\mu A$	200			V
Gate Driver Section						
Gate driver voltage	V_{Gate}			V_{VIN}		V
Max ON Time	$T_{ON,MAX}$	$V_{COMP}=1.5V$		24		μs
Min ON Time	$T_{ON,MIN}$			400		ns
Max OFF Time	$T_{OFF,MAX}$			39		μs
Min OFF Time	$T_{OFF,MIN}$			1		μs
Maximum switching frequency	f_{MAX}			120		kHz
Thermal Section						
Thermal Shutdown Temperature	T_{SD}			150		$^\circ C$

Note 1: The recommended power is measured by $25^\circ C$ temperature rise on case, in an open frame design with adequate heat sinking.

Note 2: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 3: θ_{JA} is measured in the natural convection at $T_A = 25^\circ C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 4: Increase VIN pin voltage gradually higher than $V_{VIN,ON}$ voltage then turn down to 12V.

Operation

SY22852 is a high performance Flyback controller with primary side control and constant current and constant voltage regulation.

It integrates a 200V MOSFET to decrease physical volume.

The device provides primary side control to eliminate the opto-isolators or the secondary feedback circuits, which would cut down the cost of the system.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the integrated MOSFET at voltage valley; the start up current of the device is rather small (15μA typically) to reduce the standby power loss further.

The device provides reliable protections such as Over Voltage Protection (OVP), Short Circuit Protection (SCP), Over Temperature Protection (OTP), etc.

SY22852 can be applied in Telecom adapters, Battery Chargers and other consumer electronics.

SY22852 is available with SO8 package.

Applications Information

Start up

After DC BUS is powered on, the capacitor C_{VIN} across VIN and GND pin is charged up by BUS voltage through a start up resistor R_{ST} . Once V_{VIN} rises up to V_{VIN_ON} , the internal blocks start to work. V_{VIN} will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain V_{VIN} above V_{VIN_OFF} .

The whole start up procedure is divided into two sections shown in Fig.2. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .




Fig.2 Start up

The start up resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP}

$$\frac{V_{BUS}}{I_{VIN_OVP}} < R_{ST} < \frac{V_{BUS}}{I_{ST}} \quad (1)$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{(\frac{V_{BUS}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN_ON}} \quad (2)$$

(c) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Shut down

After DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below V_{VIN_OFF} , the IC will stop working and V_{COMP} will be discharged to zero.

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for Flyback converter.




Fig.3 QR mode operation

The voltage across drain and source of the primary integrated MOSFET is reflected by the auxiliary winding of the Flyback transformer. ZCS pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary integrated MOSFET is at voltage valley, the MOSFET would be turned on.

Output Voltage Control

In order to achieve primary side constant voltage control, the output voltage is detected by the auxiliary winding voltage.




Fig.4 ZCS pin connection

As shown in Fig.5, during OFF time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D,F}) \times \frac{N_{AUX}}{N_S} \quad (3)$$

N_{AUX} is the turns of auxiliary winding; N_S is the turns of secondary winding; $V_{D,F}$ is the forward voltage of the power diode.

At the current zero-crossing point, $V_{D,F}$ is nearly zero, so V_{OUT} is proportional with V_{AUX} exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{ZCS,REF}}{V_{OUT}} = \frac{R_{ZCSD}}{R_{ZCSU} + R_{ZCSD}} \times \frac{N_{AUX}}{N_S} \quad (4)$$

Where $V_{ZCS,REF}$ is the internal voltage reference.




Fig.5 Auxiliary winding voltage waveforms

Output Current Control

The output current is regulated by SY22852 with primary side detection technology, the maximum output current $I_{OUT,LIM}$ can be set by

$$I_{OUT,LIM} = \frac{k_1 \times V_{REF} \times N_{PS}}{R_S} \quad (5)$$

Where k_1 is the output current weight coefficient; V_{REF} is the internal reference voltage; R_S is the current sense resistor.

k_1 and V_{REF} are all internal constant parameters, $I_{OUT,LIM}$ can be programmed by N_{PS} and R_S .

$$R_S = \frac{k_1 \times V_{REF} \times N_{PS}}{I_{OUT}} \quad (6)$$

When over current operation or short circuit operation happens, the output current will be limited at $I_{OUT,LIM}$. The V-I curve is shown as Fig.6.




Fig.6 V-I curve

The IC provides line regulation modification function to improve line regulation performance of the output current.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage ΔV_{ISEN-C} is added to ISEN pin during ON time to improve such performance. This ΔV_{ISEN-C} is adjusted by the upper resistor of the divider connected to ZCS pin.

$$\Delta V_{ISEN,C} = V_{BUS} \times \frac{N_{AUX}}{N_p} \times \frac{1}{R_{ZCSU}} \times k_2 \quad (7)$$

Where R_{ZCSU} is the upper resistor of the divider; k_2 is an internal constant as the modification coefficient.

The compensation is mainly related with R_{ZCSU} , larger compensation is achieved with smaller R_{ZCSU} . Normally, R_{ZCS} ranges from 100k Ω ~1M Ω .

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so V_{VIN} will drop down without auxiliary winding supply. Once V_{VIN} is below $V_{VIN,OFF}$, the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

Power design

A few applications are shown as below.

Products	Input range	Output		Temperature rise
SY22852	36Vdc~72Vdc	7.2W	12V/0.6A	40℃
	36Vdc~72Vdc	8.4W	12V/0.7A	50℃
	36Vdc~72Vdc	9.6W	12V/0.8A	60℃

The test is operated in natural cooling condition at 25 °C ambient temperature.

Power Device Design

MOSFET and DIODE

When the operation condition is with maximum input voltage and full load, the voltage stress of integrated MOSFET and secondary power diode is maximized;

$$V_{MOS_DS_MAX} = V_{IN_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_s \quad (8)$$

$$V_{D_R_MAX} = \frac{V_{IN_MAX}}{N_{PS}} + V_{OUT} \quad (9)$$

Where V_{AC_MAX} is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; V_{D-F} is the forward voltage of secondary power diode; ΔV_s is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of integrated MOSFET and power diode is maximized.

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} \quad (10)$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} \quad (11)$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (12)$$

$$I_{D_AVG} = I_{OUT} \quad (13)$$

Where $I_{P_PK_MAX}$ and $I_{P_RMS_MAX}$ are maximum primary peak current and RMS current, which will be introduced later.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the internal power MOSFET:

$$N_{PS} \leq \frac{V_{MOS(BR)DS} \times 90\% - V_{IN_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \quad (14)$$

Where $V_{MOS(BR)DS}$ is the breakdown voltage of the integrated MOSFET.

In Quasi-Resonant mode, each switching period cycle t_s consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.7.




Fig.7 switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through integrated MOSFET and the transformer happens.

Once the minimum frequency f_{S_MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS}

$$N_{PS} \leq \frac{V_{MOS(BR)DS} \times 90\% - V_{IN_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \quad (15)$$

(b) Preset minimum frequency f_{S_MIN}

(c) Compute inductor L_M and maximum primary peak current $I_{P_PK_MAX}$

$$I_{P_PK_MAX} = \frac{2P_{OUT}}{\eta \times V_{DC_MIN}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_MIN}} \quad (16)$$

$$L_m = \frac{2P_{OUT}}{\eta \times I_{P_PK_MAX}^2 \times f_{S_MIN}} \quad (17)$$

Where C_{Drain} is the parasitic capacitance at drain of integrated MOSFET; η is the efficiency; P_{OUT} is rated full load power

(d) Compute current rising time t_1 and current falling time t_2

$$t_1 = \frac{L_m \times I_{P_PK_MAX}}{V_{BUS}} \quad (18)$$

$$t_2 = \frac{L_m \times I_{P_PK_MAX}}{N_{PS} \times (V_{OUT} + V_{D_F})} \quad (19)$$

$$t_s = \frac{1}{f_{S_MIN}} \quad (20)$$

(e) Compute primary maximum RMS current $I_{P_RMS_MAX}$ for the transformer fabrication.

$$I_{P_RMS_MAX} = \frac{\sqrt{3}}{3} I_{P_PK_MAX} \times \sqrt{\frac{t_1}{t_s}} \quad (21)$$

(f) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (22)$$

$$I_{S_RMS_MAX} = \frac{\sqrt{3}}{3} N_{PS} \cdot I_{P_PK_MAX} \cdot \sqrt{\frac{t_2}{t_s}} \quad (23)$$

Transformer design (N_P, N_S, N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	N_{PS}
Inductance	L_M
Primary maximum current	$I_{P_PK_MAX}$
Primary maximum RMS current	$I_{P_RMS_MAX}$
Secondary maximum RMS current	$I_{S_RMS_MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area A_e .

(b) Preset the maximum magnetic flux ΔB

$$\Delta B = 0.22 \sim 0.26 T$$

(c) Compute primary turn N_p

$$N_p = \frac{L_M \times I_{P_PK_MAX}}{\Delta B \times A_e} \quad (24)$$

(d) Compute secondary turn N_s

$$N_s = \frac{N_p}{N_{PS}} \quad (25)$$

(e) compute auxiliary turn N_{AUX}

$$N_{AUX} = N_s \times \frac{V_{VIN}}{V_{OUT}} \quad (26)$$

Where V_{VIN} is the working voltage of VIN pin (10V~11V is recommended).

(f) Select an appropriate wire diameter

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm².

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT} \quad (28)$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D_F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S)^2}{P_{RCD}} \quad (29)$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV_{C_RCD} :

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S}{R_{RCD} f_S \Delta V_{C_RCD}} \quad (30)$$

Design Example

A design example of typical application is shown below step by step.

#1. Identify design specification

Design Specification			
$V_{AC(RMS)}$	36V~72V	V_{OUT}	12V
I_{OUT}	0.8A	η	86%

#2. Transformer design (N_{PS} , L_M)

Refer to Power Device Design

Conditions			
$V_{DC,MIN}$	36V	V_{DC-MAX}	72V
ΔV_S	40V	$V_{MOS-(BR)DS}$	200V
$P_{OUT} (Max)$	9.6W	$V_{D,F}$	0.5V
C_{Drain}	50pF	f_{S-MIN}	65kHz
ΔV_{BUS}	40% V_{BUS}		

(a) Compute turns ratio N_{PS} first

$$\begin{aligned}
 N_{PS} &\leq \frac{V_{MOS-(BR)DS} \times 90\% - V_{DC-MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \\
 &= \frac{200V \times 0.9 - 72V - 40V}{12V + 0.5V} \\
 &= 5.44
 \end{aligned}$$

N_{PS} is set to

$$N_{PS} = 3$$

(b) f_{S-MIN} is preset

$$f_{S-MIN} = 65kHz$$

(c) Compute inductor L_M and maximum primary peak current $I_{P,PK,MAX}$

$$\begin{aligned}
 I_{P,PK,MAX} &= \frac{2P_{OUT}}{\eta \times (V_{IN,MIN})} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D,F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S-MIN}} \\
 &= \frac{2 \times 7.5W}{0.86 \times 36V} + \frac{2 \times 7.5W}{0.86 \times 3 \times (12V + 0.5V)} + \pi \times \sqrt{\frac{2 \times 9.6W}{0.86} \times 50pF \times 65KHz} \\
 &= 1.242A
 \end{aligned}$$

$$L_m = \frac{2P_{OUT}}{\eta \times I_{P,PK,MAX}^2 \times f_{S,MIN}}$$

$$= \frac{2 \times 9.6W}{0.86 \times (1.242A)^2 \times 65KHz}$$

$$= 222\mu H$$

Set: $L_m = 230\mu H$

(d) Compute current rising time t_1 and current falling time t_2

$$t_1 = \frac{L_m \times I_{P,PK,MAX}}{V_{BUS}} = \frac{230\mu H \times 1.242A}{36} = 7.93\mu s$$

$$t_2 = \frac{L_m \times I_{P,PK,MAX}}{N_{PS} \times (V_{OUT} + V_{D,F})} = \frac{230\mu H \times 1.242A}{3 \times (12V + 0.5V)} = 7.62\mu s$$

$$t_3 = \pi \times \sqrt{L_m \times C_{Drain}} = \pi \times \sqrt{230\mu H \times 50pF} = 0.336\mu s$$

$$t_s = t_1 + t_2 + t_3 = 7.93\mu s + 7.62\mu s + 0.336\mu s = 15.88\mu s$$

(e) Compute primary maximum RMS current $I_{P-RMS-MAX}$ for the transformer fabrication.

$$I_{P,RMS,MAX} = \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_1}{t_s}} = \frac{\sqrt{3}}{3} \times 1.242A \times \sqrt{\frac{7.93\mu s}{15.88\mu s}} = 0.506A$$

(f) Compute secondary maximum peak current $I_{S-PK-MAX}$ and RMS current $I_{S-RMS-MAX}$ for the transformer fabrication.

$$I_{S-PK,MAX} = N_{PS} \times I_{P-PK,MAX} = 3 \times 1.242A = 3.726A$$

$$I_{S,RMS,MAX} = \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_2}{t_s}} = \frac{\sqrt{3}}{3} \times 1.242A \times \sqrt{\frac{7.62\mu s}{15.88\mu s}} = 1.489A$$

#3. Select secondary power diode

Refer to Power Device Design

Compute the voltage and the current stress of secondary power diode

$$V_{D,R,MAX} = \frac{V_{IN,MAX}}{N_{PS}} + V_{OUT} = \frac{72V}{3} + 12V = 36V$$

$$I_{D-PK,MAX} = N_{PS} \times I_{P-PK,MAX} = 3 \times 1.242A = 3.726A$$

$$I_{D-AVG} = 0.8A$$

#4. Set VIN pin

Refer to Start up

Conditions			
V _{BUS-MIN}	36	V _{BUS-MAX}	72
I _{ST}	15μA (typical)	V _{IN-ON}	16V (typical)
I _{VIN-OVP}	2mA (typical)	t _{ST}	2s (designed by user)

(a) R_{ST} is preset

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} = \frac{36}{15\mu A} = 2.4M\Omega,$$

$$R_{ST} > \frac{V_{BUS}}{I_{VIN_OVP}} = \frac{72}{2mA} = 36k\Omega$$

Set R_{ST}

$$R_{ST} = 100K$$

(b) Design C_{VIN}

$$C_{VIN} = \frac{(\frac{V_{BUS}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN_ON}} = \frac{(\frac{36}{100K\Omega} - 15\mu A) \times 2s}{16V} = 4.3\mu F$$

Set C_{VIN}

$$C_{VIN} = 10\mu F$$

#5. Set current sense resistor to achieve ideal output current

Refer to **Primary-side constant-current control**

Known conditions at this step			
k ₁	0.5	N _{PS}	3
V _{REF}	0.45V	I _{OUT,LIM}	1.4A

The current sense resistor is

$$\begin{aligned} R_s &= \frac{k_1 \times V_{REF} \times N_{PS}}{I_{OUT}} \\ &= \frac{0.5 \times 0.45V \times 3}{1.4A} \\ &= 0.482\Omega \end{aligned}$$

#6. Set ZCS pin

Refer to V_{OUT}

First identify R_{ZCSU} need for line regulation.

Parameters Designed			
R_{ZCSU}	100k Ω		


Then compute R_{ZCSD}

Conditions			
V_{OUT}	12V	V_{ZCS_REF}	1.25V
R_{ZCSU}	100k Ω	N_S	12
N_{AUX}	12		


$$R_{ZCSD} = \frac{R_{ZCSU}}{\frac{V_{OUT} N_{AUL}}{V_{ZCS,REF} N_S} - 1} = \frac{100K}{\left(\frac{12V \times 12}{1.25V \times 12} - 1\right)} = 11.6K$$

$$R_{ZCSD} = 11.6k\Omega$$


#7. Final result



SO8 Package Outline & PCB Layout Design



Recommended Pad Layout




Notes: All dimensions are in millimeters.


All dimensions don't include mold flash & metal burr.

Taping & Reel Specification

1. SOP8



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOP8	12	8	13"	400	400	2500

3. Others: NA

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.