

GPI65005DF68

N-channel 650V 5A GaNPower HEMT in DFN 6X8 Package

Datasheet version 3.0

Features

BV_{DSS}	$R_{DS(on)}$	I_{DS}	Q_G
700 V	235 mΩ	5A	1.6 nC



- Ultra-low $R_{DS(on)}$
- High dv/dt capability
- Extremely low input capacitance
- Zero Q_{rr}
- Outstanding switching performance
- Low Profile

Applications

- Switching Power Applications
- Server and Telecom Power Application
- EVOBC and DC-DC Converters
- UPS, Inverters, PV

Description

These devices are N-channel 650 V Power GaN HEMTs based on proprietary E-mode GaN on silicon technology. The resulting product has extremely low on state resistance, very low input capacitance and zero reverse recovery charge making it especially suitable for applications which require superior power density, ultra-high switching frequency and outstanding efficiency.



Device Characteristics

Static Parameters				Test data				
	Parameters		Conditions	Min	Typical	Max	Unit	
1	$V_{GS(TH)}$	Gate threshold voltage	$V_{DS}=V_{GS}, I_D=3.5mA$ ($T_J=25\text{ }^\circ\text{C}$)	0.9	1.25	1.7	V	
			$V_{DS}=V_{GS}, I_D=3.5mA$ ($T_J=150\text{ }^\circ\text{C}$)		1.15		V	
2	BV_{DSS}	Drain-Source breakdown voltage	$V_{GS}=0V, I_D < 1\text{ }\mu\text{A}$ ($T_J=25\text{ }^\circ\text{C}$)		700	800	V	
3	I_{DSS}	Zero gate voltage drain leakage current	$V_{GS}=0V, V_{DS}=650V$ $T_J=25\text{ }^\circ\text{C}$		0.1	1	μA	
			$V_{GS}=0V, V_{DS}=650V$ $T_J=150\text{ }^\circ\text{C}$		3		μA	
4	I_{GSS}	Gate-Source Leakage	$V_{GS}=6V, V_{DS}=0V$		13	50	μA	
5	$R_{DS(on)}$	drain-source on resistance	$V_{GS}=6V, I_D=1.25A$ $T_J=25\text{ }^\circ\text{C}$		235	300	m Ω	
			$V_{GS}=6V, I_D=1.25A$ $T_J=150\text{ }^\circ\text{C}$		580		m Ω	
6	V_{SD}	Reverse conduction voltage	$I_{SD}=1A, V_{GS}=0V$	1.4	2.2	3	V	
7	R_G	Gate resistance	f=25Mhz Open drain		1		Ω	
Dynamic Parameters				Test data				
	Parameters		Conditions	Min	Typical	Max	Unit	
1	C_{ISS}	Input capacitance	$V_{GS}=0V$ $V_{DS}=500V$ f = 100 kHz		39		pf	
2	C_{OSS}	Output capacitance				11.8		pf
3	C_{RSS}	Reverse transfer capacitance				0.24		pf
4	$C_{O(ER)}$	Effective output capacitance, energy related	$V_{DS}=0-500V$		15		pf	
5	Q_G	Gate charge	$V_{DS}=500V$		1.6		nC	
6	Q_{GS}	Gate to source charge	$I_D=2.5A$ $V_{GS}=6V$		0.30		nC	
7	Q_{GD}	Gate to drain charge				0.38		nC
8	Q_{OSS}	Output Charge	$V_{DS}=0-500V$		10		nC	
9	Q_{RR}	Reverse recovery charge			0		nC	

Switching Performance				Test data			
	Parameters		Conditions	Min	Typical	Max	Unit
1	$T_{D(ON)}$	Turn-on delay time	$V_{DS} = 500\text{ V}$ $I_D = 1.25\text{ A}$ $R_G = 22/2\ \Omega$ $V_{GS} = -3/6\text{ V}$		5		ns
2	T_R	Rise time			10		ns
3	$T_{D(OFF)}$	Turn-off delay time			16		ns
4	T_F	Fall time			11		ns

Absolute Max. Ratings

	Symbols	Parameters	Value	Unit
1	V_{DS-max}	Breakdown voltage transient @ $T_{case}=25^\circ\text{C}$	800	V
2	V_{DS-max}	Breakdown voltage transient @ $T_{case}=125^\circ\text{C}$	650	V
3	V_{GS-max}	Gate to source max. voltage @ $T_{case}=25^\circ\text{C}$	-12 to +7.5	V
4	I_{DS-max}	Drain to source DC current @ $T_{case}=25^\circ\text{C}$	5	A
5	I_{DS-max}	Drain to source pulse current @ $T_{case}=25^\circ\text{C}$, pulse width 10 μs , $V_{GS} = 6\text{ V}$	11	A
6	I_{DS-max}	Drain to source pulse current @ $T_{case}=100^\circ\text{C}$	5	A
7	$dv/dt-max$	Drain to source voltage slew rate	150	V/ns
8	T_J-max	Max junction temperature	150	$^\circ\text{C}$
9	$T_S-storage$	Storage temperature	-55 to 150	$^\circ\text{C}$


Thermal and Soldering Characteristics (Typical)

	Symbols	Parameters	Value	Unit
1	R_{thJC}	Thermal resistance (junction to case)	1.4	$^\circ\text{C}/\text{W}$
2	R_{thJA}	Thermal resistance (junction to ambient)	62	$^\circ\text{C}/\text{W}$
3	T_{solder}	Reflow soldering temperature	260	$^\circ\text{C}$


Ordering

Order Code	Package Type	Packaging Method	Qty
GPI65005DF	DFN5x6		


Electrical Performance




I_{DS} vs. V_{DS} @ $T_J = 25\text{ }^\circ\text{C}$




I_{DS} vs. V_{GS} @ $T_J = 25\text{ }^\circ\text{C}$ and $150\text{ }^\circ\text{C}$




Capacitance vs. V_{DS} Curve @ $T_J = 25\text{ }^\circ\text{C}$




I_{DS} vs. V_{DS} @ $T_J = 150\text{ }^\circ\text{C}$




I_{SD} vs. V_{SD} reverse conduction curve @ $T_J = 25\text{ }^\circ\text{C}$




I_{SD} vs. V_{SD} reverse conduction curve @ $T_J = 150\text{ }^\circ\text{C}$




Typical off-state drain leakage current I_{DSS} vs. V_{DS} @ $T_J = 25^\circ C$ and $150^\circ C$




On-state resistance vs. T_J @ $I_D = 2.5 A$, $V_{GS} = 6V$




Output charge Q_{OSS} vs. V_{DS}



Stored Energy Characteristic E_{OSS} vs. V_{DS}




Gate charge V_{GS} vs. Q_G





Normalized R_{DSON} vs. I_{DS}

Package Information



TOP VIEW



BOTTOM VIEW

PKG nom. thickness : 0.85mm (Y type)
LF THICKNESS : 0.203±0.008 THK

GaN HEMT Frequently Asked Questions

1	<p>Q: Can we do pin to pin switch for silicon MOSFET or IGBT?</p> <p>A: The short answer is no. GaN HEMT power devices are far superior than the best silicon devices such as super junction MOSFETs. However, due to different requirements of gate driving voltage and extremely high dv/dt slew rate, special drivers and optimized PCB layouts are recommended to minimize the impact from circuit parasitics.</p>
2	<p>Q: How do GaN power devices compare with SiC?</p> <p>A: Currently GaN power HEMT devices are most suitable for low to medium voltage ($\leq 1200V$) and power (<20KW) applications. GaN is the ideal choice for high frequency applications. SiC devices are better choice for high voltage and high-power applications (>20KW).</p>
3	<p>Q: Do we need to parallel an FRD for applications such as inverters?</p> <p>A: GaN devices are different from silicon MOSFET or IGBT in that they have no inherent PN junction diodes that cause reverse recovery issue. User do not need to parallel an FRD for the purpose of suppressing the body diode reverse recovery effect, since GaN HEMT can operate in both first and third quadrants. However, care should be taken for the dead time power loss since the Vsd voltage of GaN HEMT is usually close to 2V. This is especially true when a negative gate voltage is applied.</p>
4	<p>Q: Can we parallel GaN HEMT devices?</p> <p>A: Yes, GaN HEMT is ideal for paralleling, due to the positive temperature coefficient of $R_{ds,on}$. Hence, paralleling GaN HEMT devices are encouraged.</p>