

CLC006 Serial Digital Cable Driver with Adjustable Outputs

Check for Samples: [CLC006](#)

FEATURES

- No External Pull-down Resistors
- Adjustable Output Amplitude
- Differential Input and Output
- Low Power Dissipation
- Single +5V or –5.2V Supply
- Replaces GS9008 in Most Applications


APPLICATIONS

- Digital Routers and Distribution Amplifiers
- Coaxial Cable Driver for Digital Transmission Line
- Twisted Pair Driver
- Serial Digital Video Interfaces for the Commercial and Broadcast Industry
- SMPTE, Sonet/SDH, and ATM Compatible Driver
- Buffer Applications

KEY SPECIFICATIONS

- 650 ps Rise and Fall Times
- Data Rates to 400 Mbps
- 200 mV Differential Input
- Low Residual Jitter (25 ps_{pp})

Typical Application



DESCRIPTION

Texas Instruments' Comlinear CLC006 is a monolithic, high-speed cable driver designed for the SMPTE 259M serial digital video data transmission standard. The CLC006 drives 75Ω transmission lines (Belden 8281 or equivalent) at data rates up to 400 Mbps. Controlled output rise and fall times (650 ps typical) minimize transition-induced jitter. The output voltage swing, typically 1.65V, set by an accurate, low-drift internal bandgap reference, delivers an 800 mV swing to back-matched and terminated 75Ω cable. Output swing is adjustable from 0.7 V_{P-P} to 2 V_{P-P} using external resistors.

The CLC006's class AB output stage consumes less power than other designs, 185 mW with both outputs terminated, and requires no external bias resistors. The differential inputs accept a wide range of digital signals from 200 mV_{P-P} to ECL levels within the specified common-mode limits. All this make the CLC006 an excellent general purpose high speed driver for digital applications.

The CLC006 is powered from a single +5V or –5.2V supply and comes in an 8-pin SOIC package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

270 Mbps Eye Pattern




Figure 1.

Connection Diagram




**Figure 2. 8-Pin SOIC
See Package Number D**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾

Supply Voltage		6V
Output Current		30 mA
Maximum Junction Temperature		+125°C
Storage Temperature Range		-65°C to +150°C
Lead Temperature (Soldering 10 Seconds)		+300°C
ESD Rating (Human Body Model)		1000V
Package Thermal Resistance	θ_{JA} 8-pin SOIC	+160°C/W
	θ_{JC} 8-pin SOIC	+105°C/W
Reliability Information MTTF		254 Mhr

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of [Electrical Characteristics](#) specifies conditions of device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

Supply Voltage Range ($V_{CC} - V_{EE}$)	+4.5V to +5.5V
--	----------------

Electrical Characteristics

($V_{CC} = 0V$, $V_{EE} = -5V$; unless otherwise specified).

Parameter	Condition	Typ +25°C	Min/Max +25°C ⁽¹⁾	Min/Max 0°C to +70°C ⁽¹⁾	Min/Max -40°C to +85°C ⁽¹⁾	Units
STATIC DC PERFORMANCE						
Supply Current, Loaded	150Ω @ 270 Mbps ⁽²⁾	37	—	—	—	mA
Supply Current, Unloaded	⁽³⁾	34	28/45	26/47	26/47	mA
Output HIGH Voltage (V_{OH})	⁽³⁾	-1.7	-2.0/1.4	-2.0/1.4	-2.0/1.4	V
Output LOW Voltage (V_{OL})	⁽³⁾	-3.3	-3.6/3.0	-3.6/3.0	-3.6/3.0	V
Input Bias Current		10	30	50	50	μA
Output Swing	$R_{EXT} = \infty$ ⁽³⁾	1.65	1.55/1.75	1.53/1.77	1.51/1.79	V
Output Swing	$R_{EXT} = 10\text{ k}\Omega$	1.30	—	—	—	V
Common Mode Input Range Upper Limit		-0.7	-0.8	-0.8	-0.8	V
Common Mode Input Range Lower Limit		-2.6	-2.5	-2.5	-2.5	V
Minimum Differential Input Swing		200	200	200	200	mV
Power Supply Rejection Ratio ⁽³⁾		26	20	20	20	dB
AC PERFORMANCE						
Output Rise and Fall Time	⁽³⁾ (4)(2)	650	425/825	400/850	400/850	ps
Overshoot		5				%
Propagation Delay		1.0				ns
Duty Cycle Distortion		50				ps
Residual Jitter		25	—	—	—	ps _{pp}
MISCELLANEOUS PERFORMANCE						
Input Capacitance		1.0				pF
Output Resistance		10				Ω
Output Inductance		6				nH

- (1) Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.
- (2) Measured with both outputs driving 150Ω, AC coupled at 270 Mbps.
- (3) Spec is 100% tested at +25°C
- (4) Measured between the 20% and 80% levels of the waveform.

Operation

INPUT INTERFACING

The CLC006 has high impedance, emitter-follower buffered, differential inputs. Single-ended signals may also be input. Transmission lines supplying input signals must be properly terminated close to the CLC006. Either A.C. or D.C. coupling as in Figure 4 or Figure 5 may be used. Figure 4, Figure 6 and Figure 7 show how Thevenin-equivalent resistor networks are used to provide input termination and biasing. The input D.C. common-mode voltage range is 0.8V to 2.5V below the positive power supply (V_{CC}). Input signals plus bias should be kept within the specified common-mode range. For an 800 mV_{P-P} input signal, typical input bias levels range from 1.2V to 2.1V below the positive supply.

Load Type	Resistor to V_{CC} (R1)	Resistor to V_{EE} (R2)
ECL, 50Ω, 5V, $V_T=2V$	82.5Ω	124Ω
ECL, 50Ω, 5.2V, $V_T=2V$	80.6Ω	133Ω
ECL, 75Ω, 5V, $V_T=2V$	124Ω	187Ω
ECL, 75Ω, 5.2V, $V_T=2V$	121Ω	196Ω
800 mV _{P-P} , 50Ω, 5V, $V_T=1.6V$	75.0Ω	154Ω
800 mV _{P-P} , 75Ω, 5V, $V_T=1.6V$	110Ω	232Ω
800 mV _{P-P} , 2.2KΩ, 5Ω, $V_T=1.6V$	3240Ω	6810Ω




Figure 3. Input Stage




Figure 4. AC Coupled Input




Figure 5. DC Coupled Input




Figure 6. Single Ended 50Ω ECL input




Figure 7. Differential 50Ω ECL Input

OUTPUT INTERFACING

The CLC006's class AB output stage, [Figure 8](#), requires no standing current in the output transistors and therefore requires no biasing or pull-down resistors. Advantages of this arrangement are lower power dissipation and fewer external components. The output may be either D.C. or A.C. coupled to the load. A bandgap voltage reference sets output voltage levels which are compatible with F100K and 10K ECL when correctly terminated. The outputs do not have the same output voltage temperature coefficient as 10K. Therefore, noise margins will be reduced over the full temperature range when driving 10K ECL. Noise margins will not be affected when interfacing to F100K since F100K is fully voltage and temperature compensated.




Figure 8. Output Stage




Figure 9. Differential Input DC Coupled Output

OUTPUT AMPLITUDE ADJUSTMENT

The high and low output levels of the CLC006 are set by a circuit shown simplified in Figure 10. Output high and low levels may be set independently with external resistor networks connected between R_{EXT-H} (pin 3), R_{EXT-L} (pin 4) and the power supplies. The resistor networks affect the high and low output levels by changing the internally generated bias voltages, V_H and V_L . The nominal high and low output levels are $V_{CC}-1.7V$ and $V_{CC}-3.3V$, respectively, when the pins R_{EXT-H} and R_{EXT-L} are left unconnected. Though the internal components which determine output voltage levels have accurate ratios, their absolute values may be controlled only within about $\pm 15\%$ of nominal. Even so, without external adjustment, output voltages are well controlled. A final design should accommodate the variation in externally set output voltages due to the CLC006's part-to-part and external component tolerances.

Output voltage swing may be reduced with the circuit shown in Figure 11. A single resistance chosen with the aid of the graph, Figure 12, is connected between pins 3 and 4. Output voltage swing may be increased with the circuit of Figure 13. Figure 14 is used to estimate a value for resistor R. Note that both of these circuits and the accompanying graphs assume that the CLC006 is loaded with the standard 150Ω . Be aware that output loading will affect the output swing and the high and low levels. It may be necessary to empirically select resistances used to set output levels when the D.C. loading on the CLC006 differs appreciably from 150Ω .




Figure 10. Equivalent Bias Generation Circuit




Figure 11. Differential Input Reduced Output




Figure 12. Resistance Pins 3 to 4 vs Output Voltage Reduced Output @ 150Ω Load




Figure 13. Differential Input Increased Output




Figure 14. Resistance Pins 3 to 4 vs Output Voltage Increased Output @ 150Ω Load

OUTPUT RISE AND FALL TIMES

Output load capacitance can significantly affect output rise and fall times. The effect of load capacitance, stray or otherwise, may be reduced by placing the output back-match resistor close to the output pin and by minimizing all interconnecting trace lengths. Figure 15 shows the effect on risetime of parallel load capacitance across a 150Ω load.




Figure 15. Rise Time vs C_L

PCB Layout Recommendations

Printed circuit board layout affects the performance of the CLC006. The following guidelines will aid in achieving satisfactory device performance.

- Use a ground plane or power/ground plane sandwich design for optimum performance.
- Bypass device power with a 0.01 μF monolithic ceramic capacitor in parallel with a 6.8 μF tantalum electrolytic capacitor located no more than 0.1" (2.5 mm) from the device power pins.
- Provide short, symmetrical ground return paths for:
 - inputs,
 - supply bypass capacitors and
 - the output load.
- Provide short, grounded guard traces located
 - under the centerline of the package,
 - 0.1" (2.5 mm) from the package pins
 - on both top and bottom of the board with connecting vias.

REVISION HISTORY

Changes from Revision F (April 2013) to Revision G	Page
• Changed layout of National Data Sheet to TI format	9

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CLC006BM/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	CLC00 6BM>D
CLC006BM/NOPB.A	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	CLC00 6BM>D
CLC006BMX/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	CLC00 6BM>D
CLC006BMX/NOPB.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	CLC00 6BM>D

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLC006BMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLC006BMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CLC006BM/NOPB	D	SOIC	8	95	495	8	4064	3.05
CLC006BM/NOPB.A	D	SOIC	8	95	495	8	4064	3.05



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025