



# MOTOROLA

## MCM14552

### 256-BIT STATIC RANDOM ACCESS MEMORY

The MCM14552 is a static random access memory (RAM) organized in a 64 x 4 bit pattern. The three chip enable inputs can be used as extensions of the six address inputs, creating 9-bit address scheme. Eight MCM14552 devices may be used to comprise a 2048-bit memory (512 x 4) without additional address decoding.

The mode control (M) is used to change the control logic characteristic of the circuit. For example, with M high, the 3-state input (T) fully controls the 3-state characteristic of the output. With M low, the output 3-state characteristic is controlled by chip enable inputs (CE), write enable input (WE) and T.

The memory is designed so that dc signals may operate the memory, with no maximum pulse width restrictions.

Medium speed, micropower operation, and control flexibility make the device useful in scratch pad or buffer applications where battery operation or high noise immunity are required.

- Quiescent Current = 50  $\mu$ A/package typical @ 5 Vdc
- Noise Immunity = 45% of V<sub>DD</sub> typical
- 3-state Output Capability for Memory Expansion
- Output Data Latch Eliminates Need for Storage Buffer
- Access Time = 700 ns typical @ V<sub>DD</sub> = 10 Vdc
- Fully Decoded and Buffered
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

NOTE: Pin 20(LE) must be connected to V<sub>SS</sub>

#### MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range — AL Device	T <sub>A</sub>	-55 to +125	°C
CL/CP Device		-40 to +85	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

### CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)

### 256-BIT (64 x 4) STATIC RANDOM ACCESS MEMORY




L SUFFIX  
CERAMIC PACKAGE  
CASE 623




P SUFFIX  
PLASTIC PACKAGE  
CASE 709

#### ORDERING INFORMATION



#### PIN ASSIGNMENT



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit	
			Min	Max	Min	Typ	Max	Min	Max		
Output Voltage "0" Level V <sub>in</sub> V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	-	0.05	-	0	0.05	-	0.05	Vdc	
		10	-	0.05	-	0	0.05	-	0.05		
		15	-	0.05	-	0	0.05	-	0.05		
	"1" Level V <sub>in</sub> 0 or V <sub>DD</sub>	V <sub>OH</sub>	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
			10	9.95	-	9.95	10	-	9.95	-	
			15	14.95	-	14.95	15	-	14.95	-	
Input Voltage** "0" Level (V <sub>O</sub> 4.5 or 0.5 Vdc) (V <sub>O</sub> 9.0 or 1.0 Vdc) (V <sub>O</sub> 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0	-	1.5	-	2.25	1.5	-	1.5	Vdc	
		10	-	3.0	-	4.50	3.0	-	3.0		
		15	-	4.0	-	6.75	4.0	-	4.0		
	"1" Level (V <sub>O</sub> 0.5 or 4.5 Vdc) (V <sub>O</sub> 1.0 or 9.0 Vdc) (V <sub>O</sub> 1.5 or 13.5 Vdc)	V <sub>IH</sub>	5.0	3.5	-	3.5	2.75	-	3.5	-	Vdc
			10	7.0	-	7.0	5.50	-	7.0	-	
			15	11.0	-	11.0	8.25	-	11.0	-	
Output Drive Current (AL Device) (V <sub>OH</sub> 2.5 Vdc) Source (V <sub>OH</sub> 4.6 Vdc) (V <sub>OH</sub> 9.5 Vdc) (V <sub>OH</sub> 13.5 Vdc)	I <sub>OH</sub>	5.0	-1.2	-	-1.0	-1.7	-	-0.7	-	mAdc	
		10	-0.25	-	-0.2	-0.36	-	-0.14	-		
		15	-0.62	-	-0.5	-0.9	-	-0.35	-		
	Sink (V <sub>OL</sub> 0.4 Vdc) (V <sub>OL</sub> 0.5 Vdc) (V <sub>OL</sub> 1.5 Vdc)	I <sub>OL</sub>	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
			10	1.6	-	1.3	2.25	-	0.9	-	
			15	4.2	-	3.4	8.8	-	2.4	-	
Output Drive Current (CL/CP Device) (V <sub>OH</sub> 2.5 Vdc) Source (V <sub>OH</sub> 4.6 Vdc) (V <sub>OH</sub> 9.5 Vdc) (V <sub>OH</sub> 13.5 Vdc)	I <sub>OH</sub>	5.0	-1.0	-	-0.8	-1.7	-	-0.6	-	mAdc	
		10	-0.2	-	-0.16	-0.36	-	-0.12	-		
		15	-0.5	-	-0.4	-0.9	-	-0.3	-		
	Sink (V <sub>OL</sub> 0.4 Vdc) (V <sub>OL</sub> 0.5 Vdc) (V <sub>OL</sub> 1.5 Vdc)	I <sub>OL</sub>	5.0	0.52	-	0.44	0.88	-	0.36	-	mAdc
			10	1.3	-	1.1	2.25	-	0.9	-	
			15	3.6	-	3.0	8.8	-	2.4	-	
Input Current (AL Device)	I <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc	
Input Current (CL/CP Device)	I <sub>in</sub>	15	-	±1.0	-	±0.00001	±1.0	-	±14.0	μAdc	
Input Capacitance (V <sub>in</sub> 0)	C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF	
Quiescent Current (AL Device) (Per Package)	I <sub>DD</sub>	5.0	-	5.0	-	0.050	5.0	-	150	μAdc	
		10	-	10	-	0.100	10	-	300		
		15	-	20	-	0.150	20	-	600		
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	5.0	-	50	-	0.050	50	-	375	μAdc	
		10	-	100	-	0.100	100	-	750		
		15	-	200	-	0.150	200	-	1500		
Total Supply Current** I <sub>T</sub> (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	I <sub>T</sub> (1.98 μA/kHz) f + I <sub>DD</sub>							μAdc	
		10	I <sub>T</sub> (3.96 μA/kHz) f + I <sub>DD</sub>								
		15	I <sub>T</sub> (5.86 μA/kHz) f + I <sub>DD</sub>								
Three-State Leakage Current (AL Device)	I <sub>TL</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±3.0	μAdc	
Three-State Leakage Current (CL/CP Device)	I <sub>TL</sub>	15	-	±1.0	-	±0.00001	±1.0	-	±7.5	μAdc	

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.  
 T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.  
 =Noise immunity specified for worst-case input combination.  
 Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V<sub>DD</sub> = 5.0 Vdc  
 2.0 Vdc min @ V<sub>DD</sub> = 10 Vdc  
 2.5 Vdc min @ V<sub>DD</sub> = 15 Vdc

†To calculate total supply current at loads other than 50 pF:  
 I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + 4 × 10<sup>-3</sup> (C<sub>L</sub> - 50) V<sub>DD</sub>f  
 where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in Vdc, and f in kHz is input frequency.  
 \*\*The formulas given are for the typical characteristics only at 25°C.



SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Characteristic	Figure	Symbol	V <sub>DD</sub>	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	1	$t_{TLH}$	5.0 10 15	— — —	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	1	$t_{THL}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
Read Cycle Time	1, 2	$t_{cyc}(R)$	5.0 10 15	— — —	2000 750 500	6000 2200 1650	ns
Write Cycle Time	3, 4	$t_{cyc}(W)$	5.0 10 15	— — —	1200 750 500	3600 2200 1650	ns
Address to Strobe Setup Time	1, 3	$t_{su}(A-\overline{ST})$	5.0 10 15	1500 450 350	500 150 120	— — —	ns
Strobe to Address Hold Time	1, 3	$t_h(\overline{ST}-A)$	5.0 10 15	150 100 75	50 0 0	— — —	ns
Address to Chip Enable Setup Time	2, 4	$t_{su}(A-\overline{CE})$	5.0 10 15	1800 600 450	600 200 150	— — —	ns
Chip Enable to Address Hold Time	2, 4	$t_h(\overline{CE}-A)$	5.0 10 15	450 300 225	150 100 75	— — —	ns
Strobe or Chip Enable Pulse Width When Reading	1, 2	$t_{WL}(R)$	5.0 10 15	1800 450 350	450 150 100	— — —	ns
Strobe or Chip Enable Pulse Width When Writing	3, 4	$t_{WL}(W)$	5.0 10 15	3600 1800 1350	1200 600 400	— — —	ns
Read Setup Time	1	$t_{su}(R)$	5.0 10 15	0 0 0	-100 -40 -30	— — —	ns
Read Hold Time	1	$t_h(R)$	5.0 10 15	540 240 180	180 60 45	— — —	ns
Data Setup Time	3, 4	$t_{su}(D)$	5.0 10 15	1800 600 450	600 200 150	— — —	ns
Data Hold Time	3, 4	$t_h(D)$	5.0 10 15	600 150 120	200 50 30	— — —	ns

\*The formula given is for the typical characteristics only.

(continued)

SWITCHING CHARACTERISTICS\* (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C) (continued)

Characteristic	Figure	Symbol	V <sub>DD</sub>	Min	Typ	Max	Unit
Write Enable Setup Time	3, 4	t <sub>su</sub> (WE)	5.0 10 15	720 240 180	240 80 55	— — —	ns
Write Enable Hold Time	3, 4	t <sub>h</sub> (WE)	5.0 10 15	150 60 45	50 20 15	— — —	ns
Read Access Time from Strobe	1, 3	t <sub>acc</sub> (R-ST)	5.0 10 15	— — —	2000 700 350	6000 2100 1600	ns
Read Access Time from Chip Enable	2	t <sub>acc</sub> (R-CE)	5.0 10 15	— — —	2100 750 400	6300 2250 1700	ns
Output Enable/Disable Delay from Chip Enable or Write Enable	2, 4	t <sub>R</sub> (CE), t <sub>R</sub> (WE)	5.0 10 15	— — —	400 200 150	1200 600 450	ns
Three-State Enable/Disable Output Delay	2	t(T)	5.0 10 15	— — —	400 160 120	1200 480 360	ns
Latch to Output Propagation Delay	1	t <sub>LE</sub>	5.0 10 15	— — —	500 200 150	1500 600 450	ns

\*The formula given is for the typical characteristics only.






FIGURE 1 – READ CYCLE WAVEFORMS UTILIZING STROBE TO ACCESS MEMORY



- Notes:
- 1 -  $\overline{CE}1, \overline{CE}2, \overline{CE}3$  and  $\overline{T}$  are low, M is high.
  - 2 -  $\overline{WE}$  may be held high during the complete read cycle.


FIGURE 2 – READ CYCLE WAVEFORMS UTILIZING CHIP ENABLE TO ACCESS MEMORY



- Notes:
- 1 - Unused  $\overline{CE}$ , ST, M and  $\overline{T}$  are low and  $\overline{WE}$  is high.
  - 2 - High impedance output state occurs when any  $\overline{CE}$  is high and M is low, or when  $\overline{T}$  is high.
  - 3 - The output displays data from the previous state.
  - 4 -  $t_{WL}(R) \geq t_{acc}(R, \overline{CE})_{max}$ .


3

FIGURE 3 – WRITE CYCLE WAVEFORMS UTILIZING STROBE



3

FIGURE 4 – WRITE CYCLE WAVEFORM UTILIZING CHIP ENABLE



TRUTH TABLE

Function	CE 1	CE 2	CE 3	T	LE	M	ST	WE	D <sub>in</sub>	D <sub>out</sub>	Comments	
Address Changing Valid	X	X	X	X	X	X	1	X	X	X	R/A	D <sub>out</sub> will be active if all CE = 0, T = 0 and WE = 1 or if M = 1 and T = 0
Address Changing	X	X	1	X	X	X	X	X	X	X	R/A	
Valid	X	1	X	X	X	X	X	X	X	X	R/A	
Address Changing Not Valid	0	0	0	X	X	X	0	X	X	X	R/A	D <sub>out</sub> will be active if T = 0 and WE = 1 or if M = 1 and T = 0
D <sub>out</sub> Disabled (in high resistance state)	X	X	1	X	X	0	X	X	X	R	Disables write circuitry	
	X	1	X	X	X	0	X	X	X	R		
	1	X	X	X	X	0	X	X	X	R		
	X	X	X	1	X	X	X	X	X	R		
	X	X	X	X	X	0	X	0	X	R		
D <sub>out</sub> Enabled (in active state)	0	0	0	0	X	X	X	1	X	A	Read operation, D <sub>out</sub> active	
	X	X	X	0	X	1	X	X	X	A	Read or write, D <sub>out</sub> active	
Read Addressed Memory Location Into Output Latch	0	0	0	X	0	X	0	X	X	R/A	If WE = 0, D <sub>in</sub> = D <sub>out</sub>	
Disable Reading From Memory	X	X	1	X	X	X	X	X	X	R/A		
	X	1	X	X	X	X	X	X	X	R/A		
	1	X	X	X	X	X	X	X	X	R/A		
	X	X	X	X	X	X	1	X	X	R/A		
Write Into Memory	0	0	0	X	X	X	0	0	A	R/A		
	X	X	1	X	X	X	X	X	X	R/A		
	X	1	X	X	X	X	X	X	X	R/A		
Write Disabled	1	X	X	X	X	X	X	X	X	R/A		
	X	X	X	X	X	X	1	X	X	R/A		
	X	X	X	X	X	X	X	1	X	R/A		
	X	X	X	X	X	X	1	X	X	R/A		
Output Latch Enabled	0	0	0	X	0	X	0	X	X	R/A		
Output Latch Disabled	X	X	1	X	X	X	X	X	X	R/A		
	X	1	X	X	X	X	X	X	X	R/A		
	1	X	X	X	X	X	X	X	X	R/A		
	X	X	X	X	1	X	X	X	X	R/A		
	X	X	X	X	X	X	1	X	X	R/A		

R - High resistance state at D<sub>out</sub>      X - Don't care condition (must be in the "1" or "0" state)  
 A - An active level of either V<sub>DD</sub> or V<sub>SS</sub>      1 - A high level at V<sub>DD</sub>  
 R/A - An R or A condition depending on the don't care condition      0 - A low level at V<sub>SS</sub>

3

FIGURE 5 - 512 WORD x 16 BIT MEMORY BOARD Data Inputs

