



## TRUTH TABLE

| CS | WE | D <sub>IN</sub> | D <sub>OUT</sub> | MODE       |
|----|----|-----------------|------------------|------------|
| H  | *  | *               | High Impedance   | Non-decode |
| L  | H  | *               | Data Output      | Read       |
| L  | L  | H/L             | Data Input       | Write      |

\* L or H

## MAXIMUM RATINGS

| SYMBOL              | ITEM                                      | RATING     | UNIT     |
|---------------------|-------------------------------------------|------------|----------|
| V <sub>CC</sub>     | Supply Voltage                            | -0.5 ~ 7.0 | V        |
| V <sub>I/O</sub>    | Input/Output Voltage                      | -0.5 ~ 7.0 | V        |
| T <sub>OPR</sub>    | Operating Temperature                     | 0 ~ 70     | °C       |
| T <sub>STG</sub>    | Storage Temperature                       | -55 ~ 150  | °C       |
| T <sub>SOLDER</sub> | Soldering Temperature • Time              | 260 • 10   | °C • sec |
| P <sub>D</sub>      | Power Dissipation (T <sub>a</sub> = 70°C) | 850        | mW       |

## DC RECOMMENDED OPERATING CONDITIONS

| SYMBOL          | PARAMETER          | MIN. | TYP. | MAX.                 | UNIT |
|-----------------|--------------------|------|------|----------------------|------|
| V <sub>IH</sub> | Input High Voltage | 2.0  | —    | V <sub>CC</sub> +1.0 | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5 | —    | 0.8                  | V    |
| V <sub>CC</sub> | Supply Voltage     | 4.5  | 5    | 5.5                  | V    |

## DC CHARACTERISTICS (T<sub>a</sub> = 0 ~ 70°C)

| SYMBOL          | PARAMETER              | CONDITIONS                                                                     | MIN. | TYP.* | MAX. | UNIT |
|-----------------|------------------------|--------------------------------------------------------------------------------|------|-------|------|------|
| I <sub>IL</sub> | Input Leakage Current  | V <sub>IN</sub> = 0V ~ 5.5V                                                    | -10  | —     | 10   | μA   |
| V <sub>OH</sub> | Output High Voltage    | I <sub>SOURCE</sub> = -1.0mA                                                   | 2.4  | —     | —    | V    |
| V <sub>OL</sub> | Output Low Voltage     | I <sub>SINK</sub> = 2.1mA                                                      | —    | —     | 0.4  | V    |
| I <sub>LO</sub> | Output Leakage Current | CS = V <sub>IH</sub> or WE = V <sub>IL</sub><br>V <sub>OUT</sub> = 0.0V ~ 5.5V | -10  | —     | 10   | μA   |
| I <sub>CC</sub> | Supply Current         | I <sub>OUT</sub> = 0mA                                                         | —    | —     | 60   | mA   |

\* T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5V

**AC CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , 1-TTL Gate &  $C_L = 100\text{pF}$ ,  $t_r, t_f \leq 10\text{ ns}$ )

**READ CYCLE**

| SYMBOL    | PARAMETER                       | TMM2114AP-12 |       |      | TMM2114AP-15 |       |      | UNIT |
|-----------|---------------------------------|--------------|-------|------|--------------|-------|------|------|
|           |                                 | MIN.         | TYP.* | MAX. | MIN.         | TYP.* | MAX. |      |
| $t_{RC}$  | Read Cycle Time                 | 120          | —     | —    | 150          | —     | —    | ns   |
| $t_{ACC}$ | Access Time                     | —            | —     | 120  | —            | —     | 150  | ns   |
| $t_{CO}$  | Chip Select Time                | —            | —     | 70   | —            | —     | 70   | ns   |
| $t_{CX}$  | Output Active from CS           | 10           | —     | —    | 10           | —     | —    | ns   |
| $t_{OD}$  | Deselect Time                   | 0            | —     | 35   | 0            | —     | 40   | ns   |
| $t_{OH}$  | Output Hold From Address Change | 20           | —     | —    | 20           | —     | —    | ns   |

\*  $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5V$

**WRITE CYCLE**

| SYMBOL    | PARAMETER                          | TMM2114AP-12 |       |      | TMM2114AP-15 |       |      | UNIT |
|-----------|------------------------------------|--------------|-------|------|--------------|-------|------|------|
|           |                                    | MIN.         | TYP.* | MAX. | MIN.         | TYP.* | MAX. |      |
| $t_{WC}$  | Write Cycle Time                   | 120          | —     | —    | 150          | —     | —    | ns   |
| $t_{WP}$  | Write Pulse Width                  | 70           | —     | —    | 90           | —     | —    | ns   |
| $t_{WR}$  | Write Recovery Time                | 0            | —     | —    | 0            | —     | —    | ns   |
| $t_{ODW}$ | Output High Z From $\overline{WE}$ | 0            | —     | 35   | 0            | —     | 40   | ns   |
| $t_{DS}$  | Data Setup Time                    | 70           | —     | —    | 90           | —     | —    | ns   |
| $t_{DH}$  | Data Hold Time                     | 0            | —     | —    | 0            | —     | —    | ns   |
| $t_{AW}$  | Address to Write Setup Time        | 0            | —     | —    | 0            | —     | —    | ns   |

\*  $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5V$


**CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

| SYMBOL    | PARAMETER          | CONDITIONS                   | MIN. | TYP. | MAX. | UNIT |
|-----------|--------------------|------------------------------|------|------|------|------|
| $C_{IN}$  | Input Capacitance  | $V_{IN} = \text{AC Ground}$  | —    | —    | 5    | pF   |
| $C_{OUT}$ | Output Capacitance | $V_{OUT} = \text{AC Ground}$ | —    | —    | 10   | pF   |


Note: This parameter is periodically sampled and not 100% tested.

## TIMING WAVEFORMS


### • READ CYCLE



### • WRITE CYCLE [1] \*(1)



## • WRITE CYCLE [2] \*(1)




Note \*(1): A write occurs during the overlap of a low  $\overline{CS}$  and low  $\overline{WE}$ .

And  $t_{WP}$  is specified as the logical 'AND' of  $\overline{CS}$  and  $\overline{WE}$ .

\*(2): If the  $\overline{CS}$  low transition occurs simultaneously with or latter from  $\overline{WE}$  low transition, the output buffers remain in a high impedance state in this period.

## OUTLINE DRAWINGS



Note: All dimensions are in millimeters. Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 18 leads.