
MSM6669

80-DOT LCD SEGMENT DRIVER

GENERAL DESCRIPTION

The MSM6669 is a dot matrix LCD segment driver which is fabricated using CMOS low power silicon gate technology.


This LSI consists of 80-bit latches I and II, 80-bit level shifter, and 80-bit 4-level driver.

It latches the 4-bit parallel display data from the LCD controller LSI or microcontroller, and then outputs the signal for the LCD driving.


FEATURES

- Logic supply voltage : 2.7V to 5.5V
- LCD driving voltage : 14V to 28V
- Applicable LCD duty : 1/64 to 1/256
- Bias voltage can be supplied externally
- LCD output : 80
- 4-bit parallel data processing has improved the transfer speed to 1/4 that of the conventional serial transfer, thereby achieving low power consumption
- Applicable common driver : MSM6778 (120 outputs)
- Structure:
 - TCP mounting with 35mm wide film (Product name: MSM6669AV-Z-05)
 - Sn-plated
 - Outer lead pitch : 220 μ m
 - User area : 7.5mm

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V_{DD}	$T_a=25^{\circ}\text{C}$	-0.3 to +6.5	V
Supply Voltage (2)	V_{LCD}	$T_a=25^{\circ}\text{C}, V_{DD} - V_{EE}^*$	0 to 30	V
Input Voltage	V_I	$T_a=25^{\circ}\text{C}$	-0.3 to $V_{DD} + 0.3$	V
Storage Temperature	T_{STG}	—	-30 to +85	$^{\circ}\text{C}$

* $V_1 > V_3 > V_4 > V_{EE}$, $V_{DD} \geq V_1 > V_3 \geq V_{DD} - 10\text{V}$, $V_{EE} + 10\text{V} \geq V_4 > V_{EE}$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage (1)	V_{DD}	—	2.7	5.0	5.5	V
Supply Voltage (2)	V_{LCD}	$V_{DD} - V_{EE}^*$	14	—	28	V
Operating Temperature	T_{op}	—	-20	—	75	$^{\circ}\text{C}$

* $V_1 > V_3 > V_4 > V_{EE}$, $V_{DD} \geq V_1 > V_3 \geq V_{DD} - 7\text{V}$, $V_{EE} + 7\text{V} \geq V_4 > V_{EE}$

ELECTRICAL CHARACTERISTICS

DC Characteristics

(V_{DD} = 2.7 to 5.5V, T_a = -20 to +75°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" Input Voltage	V _{IH} *1	—	0.8 V _{DD}	—	V _{DD}	V
"L" Input Voltage	V _{IL} *1	—	—	—	0.2 V _{DD}	V
"H" Input Current	I _{IH} *1	V _{IH} = V _{DD}	V _{SS}	—	1	μA
"L" Input Current	I _{IL} *1	V _{IL} = 0V	—	—	-1	μA
"H" Output Voltage	V _{OH} *2	I _O = -0.2mA	V _{DD} - 0.4	—	—	V
"L" Output Voltage	V _{OL} *2	I _O = 0.2mA	—	—	0.4	V
On Resistance	R _{ON} *4	V _{DD} - V _{EE} = 25V V _{DD} = 2.7V V _N - V _O = 0.25V *3	—	1.5	3.0	kΩ
Stand-by Current	I _{DDSBY}	f _{CP} = 6.0MHz, V _{DD} = 3.0V V _{DD} - V _{EE} = 25V No load, f _{LOAD} = 21.6kHz *5	—	—	0.3	mA
Supply Current (1)	I _{DD1}	f _{CP} = 6.0MHz, V _{DD} = 3.0V V _{DD} - V _{EE} = 25V No load, f _{LOAD} = 21.6kHz *6	—	—	1.5 (V _{DD}) 1.0 (V _{EE})	mA
Supply Current (2)	I _V	f _{CP} = 6.0MHz, V _{DD} = 3.0V V _{DD} - V _{EE} = 25V No load, f _{LOAD} = 21.6kHz *7	—	—	100	μA
Input Capacitance	C _I	f = 1MHz	—	5	—	pF

*1 Applicable to LOAD, CP, D₀ to D₃, E_I, DF, DISP OFF pins.

*2 Applicable to E_O pin.

*3 V_N = V₁ to V_{EE}, V₄ = 14/16 (V_{DD} - V_{EE}), V₃ = 2/16 (V_{DD} - V_{EE}), V_{DD} = V₁.

*4 Applicable to O₁ to O₈₀ pins.

*5 Display data 1010, f_{DF} = 45Hz, current that flows from V_{DD} to V_{SS} when the display data is not clocked in.


*6 Display data 1010, f_{DF} = 45Hz, current (V_{DD}) that flows from V_{DD} to V_{SS} and V_{EE}, and current (V_{EE}) that flows from V_{DD} to V_{EE} when the display data is clocked in.

*7 Display data 1010, f_{DF} = 45Hz, current that flows to each of the V₁, V₃ and V₄ pins.

Switching Characteristics

($V_{DD} = 2.7$ to $5.5V$, $T_a = -20$ to $+75^\circ C$, $C_L = 15pF$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Clock Frequency	f_{CP}	Duty = 50%	—	—	6.5	MHz
Clock Pulse Width	t_{W1}	—	56	—	—	ns
Rise/Fall Time	t_r, t_f	—	—	—	20	ns
Data Setup Time	t_{DSU}	—	50	—	—	ns
Data Hold Time	t_{DHD}	—	50	—	—	ns
Load Pulse Width	t_{W2}	—	70	—	—	ns
Load Setup Time	t_{LSU}	—	80	—	—	ns
Load → Clock Time	t_{LC}	—	80	—	—	ns
"H", "L" Propagation Delay Time	t_{PLH} t_{PHL}	—	—	—	236	ns
$\bar{E}_I$ Setup Time	t_{ESU}	—	50	—	—	ns



FUNCTIONAL DESCRIPTION

Pin Functional Description

- **$\overline{E_I}$, $\overline{E_O}$**

These are enable signal input and output pins. When a cascade connection is required, set the first MSM6669's $\overline{E_I}$ pin at "L" level and connect the $\overline{E_O}$ pin to the next MSM6669's $\overline{E_I}$ pin. When a single MSM6669 is used, $\overline{E_I}$ should be set at "L" level.

- **CP**

This is a pin for clocking the display data in. Display data is stored into the latch (I) at the falling edge of a clock pulse. A clock pulse through this pin is enabled when the enable F/F is set, and disabled when it is not set.

- **LOAD**

This is an input pin to latch the display data of one line stored in the latch (I). At the falling edge of a load pulse, the display data stored in the latch (I) is transferred to the latch (II). The control circuit to save the power is reset and the display data on the next line can be stored.

- **DF**

Synchronous signal input pin for alternate signal for LCD driving.

- **V_{DD} , V_{SS}**

These are power supply pins of this IC. The V_{DD} pin is generally set to 2.7 to 5.5V. V_{SS} is a grounding pin, which is generally set to 0V.

- **O1 to O80**

These are output pins of the 4-level driver of this IC, which correspond directly to the bits of the 80-bit latch (II). One of the four levels V_1 , V_3 , V_4 , and V_{EE} is selected and output by a combination of the latch contents (display data) and a DF signal. See the truth table.

Connect the output pins to the liquid crystal panel on the segment side.

- **$\overline{DISP OFF}$**

This is an input pin to control the output pins O₁ to O₈₀. During low signal input, signals on the V_1 level are output from the output pins O₁ to O₈₀ irrespective of display data. See the truth table.

- **D₀, D₁, D₂, D₃**

These are display data input pins. Display data is input in synchronization with a clock pulse. Table 1 gives the relation between the display data, DF, liquid crystal drive output, and liquid crystal display.

Table 1

Display data	DF	Liquid crystal drive output		Liquid crystal display
L	L	Non-select level	(V ₃)	OFF
H	L	Select level	(V ₁)	ON
L	H	Non-select level	(V ₄)	OFF
H	H	Select level	(V _{EE})	ON

- **SHL**

This is an input pin used to change the loading direction of display data.

Table 2 shows the correspondence between the bit positions of the 4-bit data (D₀ to D₃), its loading direction, and driver outputs (O₁ to O₈₀).

Table 2

SHL	Direction of data loading					
L	D ₀	→	O ₁	→	O ₅	-----→ O ₇₇
	D ₁	→	O ₂	→	O ₆	-----→ O ₇₈
	D ₂	→	O ₃	→	O ₇	-----→ O ₇₉
	D ₃	→	O ₄	→	O ₈	-----→ O ₈₀
H	D ₀	→	O ₈₀	→	O ₇₆	-----→ O ₄
	D ₁	→	O ₇₉	→	O ₇₅	-----→ O ₃
	D ₂	→	O ₇₈	→	O ₇₄	-----→ O ₂
	D ₃	→	O ₇₇	→	O ₇₃	-----→ O ₁

↑
Last data

↑
First data

- **V₁, V₃, V₄, V_{EE}**

Bias supply voltage pins to drive the LCD. Bias voltages for the LCD driving are supplied from an external source.

Truth Table

DF	Latch Data	DISP OFF	Driver Output Level (O ₁ - O ₈₀)
L	L	H	V ₃
L	H	H	V ₁
H	L	H	V ₄
H	H	H	V _{EE}
X	X	L	V ₁

X: Don't care

NOTES ON USE

Note the following when turning power on and off:

The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC. Be sure to carry out the following power-on and power-off sequences:

When turning power on:

First V_{DD} ON, next V_{EE}, V₄, V₃, V₁ ON. Or both ON at the same time.

When turning power off:

First V_{EE}, V₄, V₃, V₁ OFF, next V_{DD} OFF. Or both OFF at the same time.