


**Dual Output PLL Clock with Selectable Odd Multiplier**

**FEATURES**

- Selectable multipliers (x2.5, x2.75, x3, x4.25, x5, x5.5, x5.75, x6, x6.25, x10, x11, x11.5, x12, x12.5)
- Crystal range from 13MHz to 31MHz (see Selection Table for detailed acceptable input ranges).
- Maximum output frequency: 312.5MHz
- 2 CMOS outputs.
- Selectable output drive (Standard or High-Drive).
- Selectable REF\_CLK output.
- 3.3V operation.
- Available in 14-Pin SOP.

**PIN CONFIGURATION**  
(Top View)




^: Internal pull-up.

**DESCRIPTIONS**

The PLL601-12 is a highly flexible XO with selectable multipliers and two CMOS outputs (one of which can be selected to be REF\_CLK). Thanks to PhaseLink's advanced Phase Locked Loop technology, it allows a wide choice of selectable multipliers which permits the user to achieve useful frequencies from standard low cost crystals. It accepts fundamental parallel resonant mode crystals from 13 to 31MHz, and is ideal to generate 156.25MHz from a standard 25MHz crystal.

**BLOCK DIAGRAM**



PLL601-12

## Dual Output PLL Clock with Selectable Odd Multiplier

### FREQUENCY SELECTION TABLE

S3	S2	S1	S0	Xtal Max	Xtal Min	Multiplier
0	0	0	0			Reserved
0	0	0	1			Reserved
0	0	1	0	36	19	X 4.25
0	0	1	1	28	15	X 11
0	1	0	0	26	14	X 12
0	1	0	1	25	13	X 12.5
0	1	1	0	27	14	X 5.75
0	1	1	1	26	14	X 3
1	0	0	0	27	14	X 11.5
1	0	0	1	28	15	X 5.5
1	0	1	0	28	15	X 2.75
1	0	1	1	31	16	X 5
1	1	0	0	31	16	X 2.5
1	1	0	1	31	16	X 10
1	1	1	0	26	14	X 6
1	1	1	1	25	13	X 6.25

Note: Internal pull-ups default S3, S2, S1, and S0 to '1' when not connected

### PIN DESCRIPTION

Name	Pin #	Type	Description
XIN	2	I	Crystal in connector.
XOUT	3	I	Crystal out connector.
DRIVE_SEL	6	I	Selector pin. If DRIVE_SEL is '0', outputs are at high drive. If '1' or not connected, outputs are standard drive (internal pull-up).
GND	7,8	P	GND.
CLK1	9	O	CLK1 output is the output of the reference frequency (crystal) after multiplication through the Phase Locked Loop.
CLK2/REF_CLK	10	O	CLK2 or REF_CLK output (depending on REF_SEL). CLK2 is in phase and at the same frequency as CLK1. REF_CLK provides the same output as the crystal reference.
REF_SEL	12	I	Selector pin. This pin if set to '0' selects REF_CLK on pin 10. If not connected, it defaults to '1' (pin 10 = CLK2). Internal pull-up.
S0	14	I	Multiplier selector pins. These pins have an internal pull-up that will default SEL to '1' when not connected to GND.
S1	13	I	
S2	5	I	
S3	4	I	
VDD	1,11	P	+3.3V VDD.

## Dual Output PLL Clock with Selectable Odd Multiplier

### ELECTRICAL SPECIFICATIONS

#### 1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	$V_{DD}$		7	V
Input Voltage, dc	$V_I$	$V_{SS}-0.5$	$V_{DD}+0.5$	V
Output Voltage, dc	$V_O$	$V_{SS}-0.5$	$V_{DD}+0.5$	V
Storage Temperature	$T_S$	-65	150	°C
Ambient Operating Temperature*	$T_A$	-40	85	°C
Junction Temperature	$T_J$		125	°C
Lead Temperature (soldering, 10s)			260	°C
Input Static Discharge Voltage Protection			2	kV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

\* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for INDUSTRIAL grade only.

#### 2. Crystal Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Resonator Frequency	$F_{XIN}$	Parallel Fundamental Mode (see Selection Table)	13		31	MHz
Crystal Loading Rating	$C_L$ (xtal)	At $V_{CON} = 1.65V$		16		pF
Recommended ESR	$R_E$	AT cut			30	$\Omega$

## Dual Output PLL Clock with Selectable Odd Multiplier

### 3. General Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	
Supply Current, Dynamic (with Loaded Outputs)	I <sub>DD</sub>	15 pF load	F <sub>out</sub> < 30 MHz			15*	mA
			30MHz < F <sub>out</sub> < 100MHz			30*	
			F <sub>out</sub> > 100MHz			40*	
Operating Voltage	V <sub>DD</sub>		2.97		3.63	V	
Short Circuit Current				±50		mA	

\*: Preliminary – to be measured

### 4. AC Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output Clock Rise Time		0.8V ~ 2.0V with 10 pF load			1.5	ns
		0.3V ~ 3.0V with 15 pF load		3.7	5	
Output Clock Fall Time		2.0V ~ 0.8V with 10 pF load			1.5	
		3.0V ~ 0.3V with 15pF load		3.7	5	
Output Clock Duty Cycle		Measured @ 1.4V	45	50	55	%
Short Circuit Current				±50		mA

### 5. Jitter specifications

PARAMETERS	CONDITIONS	FREQUENCY	MIN.	TYP.	MAX.	UNITS
Period jitter RMS	Worst case multiplication, with capacitive decoupling between VDD and GND.	Worst case			50*	ps

\*: Preliminary – to be measured

**Dual Output PLL Clock with Selectable Odd Multiplier**

**PACKAGE INFORMATION**

14 PIN Narrow SOIC ( mm )

Symbol	SOIC	
	Min.	Max.
A	1.35	1.75
A1	0.10	0.25
B	0.33	0.51
C	0.19	0.25
D	8.58	8.69
E	3.85	3.97
H	5.80	6.20
L	0.40	1.27
e	1.27 BSC	


**ORDERING INFORMATION**

**For part ordering, please contact our Sales Department:**

47745 Fremont Blvd., Fremont, CA 94538, USA  
Tel: (510) 492-0990 Fax: (510) 492-0991

**PART NUMBER**

The order number for this device is a combination of the following:  
Device number, Package type and Operating temperature range



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

**LIFE SUPPORT POLICY:** PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.