



# MOS RAMs

## MM2111, MM2111-1, MM2111-2 1024-bit (256 × 4) static MOS RAM with common I/O and output disable

### general description

The National MM2111 is a 256 by 4 static random access memory element fabricated using N-channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the peripheral circuitry associated with refresh. The data is read out nondestructively and has the same polarity as the input data. Common Data Input/Output pins are provided.

The 2111 is directly TTL in all respects: inputs, outputs and a single +5 V supply. The two Chip-enables allow easy selection of an individual package when outputs are OR-tied. The features of this memory device can be combined to make a low cost, high performance, and easy to manufacture memory system.


National's silicon gate technology provides excellent protection against contamination and permits the use of low cost Epoxy B packaging.

### features

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible – All Inputs and Outputs
- Static MOS – No Clocks or Refreshing Required
- Access Time – 0.5 to 1.0  $\mu$ s Max.
- Simple Memory Expansion – Chip Enable Input
- Low Cost Packaging – 18 Pin Epoxy B Dual-In-Line Configuration
- Low Power – Typically 150 mW
- Tri-State<sup>®</sup> Output – OR-Tie Capability

DataSheet4U.com

### block and connection diagrams



**absolute maximum ratings**

|   |                 |
|---|-----------------|
| Ambient Temperature Under Bias            | 0°C to +70°C    |
| Storage Temperature                       | -65°C to +150°C |
| Voltage On Any Pin With Respect to Ground | -0.5 V to +7 V  |
| Power Dissipation                         | 1 Watt          |

**dc electrical characteristics**  $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ , unless otherwise specified.

| Symbol    | Parameter                          | Min. | Typ. <sup>(1)</sup> | Max.     | Unit          | Test Conditions  |
|-----------|------------------------------------|------|---------------------|----------|---------------|--|
| $I_{LI}$  | Input Current                      |      |                     | 10       | $\mu\text{A}$ | $V_{IN} = 0$ to 5.25 V   |
| $I_{LOH}$ | I/O Leakage Current <sup>(2)</sup> |      |                     | 15       | $\mu\text{A}$ | $\overline{CE} = 2.2\text{ V}$ , $V_{I/O} = 4.0\text{ V}$                      |
| $I_{LOL}$ | I/O Leakage Current <sup>(2)</sup> |      |                     | -50      | $\mu\text{A}$ | $\overline{CE} = 2.2\text{ V}$ , $V_{I/O} = 0.45\text{ V}$                     |
| $I_{CC1}$ | Power Supply Current               |      | 30                  | 60       | mA            | $V_{IN} = 5.25\text{ V}$ , $I_{I/O} = 0\text{ mA}$<br>$T_A = 25^\circ\text{C}$ |
| $I_{CC2}$ | Power Supply Current               |      |                     | 70       | mA            | $V_{IN} = 5.25\text{ V}$ , $I_{I/O} = 0\text{ mA}$<br>$T_A = 0^\circ\text{C}$  |
| $V_{IL}$  | Input "Low" Voltage                | -0.5 |                     | +0.65    | V             |  |
| $V_{IH}$  | Input "High" Voltage               | 2.2  |                     | $V_{CC}$ | V             |  |
| $V_{OL}$  | Output "Low" Voltage               |      |                     | +0.45    | V             | $I_{OL} = 2.0\text{ mA}$   |
| $V_{OH}$  | Output "High" Voltage              | 2.2  |                     |          | V             | $I_{OH} = -150\text{ }\mu\text{A}$   |


Note 1: Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.

**capacitance**  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ 


| Symbol    | Test   | Limits (pF) |      |
|-----------|--|-------------|------|
|           |  | Typ.        | Max. |
| $C_{IN}$  | Input Capacitance (All Input Pins) $V_{IN} = 0\text{ V}$ | 4           | 8    |
| $C_{I/O}$ | I/O Capacitance $V_{I/O} = 0\text{ V}$                   | 10          | 15   |

**switching time waveforms**

READ CYCLE (R/W = "1")



WRITE CYCLE



Note 1:  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE1}$ ,  $\overline{CE2}$ , or OD, whichever occurs first.

**ac electrical characteristics**  $T_A = 0^\circ\text{C to } +70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ , unless otherwise specified.**MM2111**

| Symbol                         | Parameter  | Min.  | Typ. | Max.  | Unit | Test Conditions  |
|--------------------------------|--|-------|------|-------|------|--|
| <b>READ CYCLE</b>              |  |       |      |       |      |  |
| t <sub>RCY</sub>               | Read Cycle                                       | 1,000 |      |       | ns   | Input Pulse Levels: +0.65 to +2.2 V<br>Input Pulse Rise and Fall Times:<br>20 ns<br>Timing Measurement Reference<br>Level: 1.5 V<br>Output Load: 1 TTL Gate and<br>C <sub>L</sub> = 100 pF |
| t <sub>A</sub>                 | Access Time                                      |       |      | 1,000 | ns   |  |
| t <sub>CO</sub>                | Chip Enable to Output                            |       |      | 800   | ns   |  |
| t <sub>OD</sub>                | Output Disable to Output                         |       |      | 700   | ns   |  |
| t <sub>DF</sub> <sup>(1)</sup> | Data Output to High Z State                      | 0     |      | 200   | ns   |  |
| t <sub>OH</sub>                | Previous Data Read Valid after change of Address | 0     |      |       | ns   |  |

**WRITE CYCLE**

|                  |                      |       |  |  |    |  |
|------------------|----------------------|-------|--|--|----|--|
| t <sub>WCY</sub> | Write Cycle          | 1,000 |  |  | ns | Input Pulse Levels: +0.65 to +2.2 V<br>Input Pulse Rise and Fall Times:<br>20 ns<br>Timing Measurement Reference<br>Level: 1.5 V<br>Output Load: 1 TTL Gate and<br>C <sub>L</sub> = 100 pF |
| t <sub>AW</sub>  | Write Delay          | 150   |  |  | ns |  |
| t <sub>CW</sub>  | Chip Enable to Write | 900   |  |  | ns |  |
| t <sub>DW</sub>  | Data Setup           | 700   |  |  | ns |  |
| t <sub>DH</sub>  | Data Hold            | 100   |  |  | ns |  |
| t <sub>WP</sub>  | Write Pulse          | 750   |  |  | ns |  |
| t <sub>WR</sub>  | Write Recovery       | 50    |  |  | ns |  |

**MM2111-1 (500 ns Access Time)**

| Symbol                         | Parameter  | Min. | Typ. | Max. | Unit | Test Conditions  |
|--------------------------------|--|------|------|------|------|--|
| <b>READ CYCLE</b>              |  |      |      |      |      |  |
| t <sub>RCY</sub>               | Read Cycle                                       | 500  |      |      | ns   | Input Pulse Levels: +0.65 to +2.2 V<br>Input Pulse Rise and Fall Times:<br>20 ns<br>Timing Measurement Reference<br>Level: 1.5 V<br>Output Load: 1 TTL Gate and<br>C <sub>L</sub> = 100 pF |
| t <sub>A</sub>                 | Access Time                                      |      |      | 500  | ns   |  |
| t <sub>CO</sub>                | Chip Enable to Output                            |      |      | 350  | ns   |  |
| t <sub>OD</sub>                | Output Disable to Output                         |      |      | 300  | ns   |  |
| t <sub>DF</sub> <sup>(1)</sup> | Data Output to High Z State                      | 0    |      | 150  | ns   |  |
| t <sub>OH</sub>                | Previous Data Read Valid after change of Address | 0    |      |      | ns   |  |

**WRITE CYCLE**

|                  |                      |     |  |  |    |  |
|------------------|----------------------|-----|--|--|----|--|
| t <sub>WCY</sub> | Write Cycle          | 500 |  |  | ns | Input Pulse Levels: +0.65 to +2.2 V<br>Input Pulse Rise and Fall Times:<br>20 ns<br>Timing Measurement Reference<br>Level: 1.5 V<br>Output Load: 1 TTL Gate and<br>C <sub>L</sub> = 100 pF |
| t <sub>AW</sub>  | Write Delay          | 100 |  |  | ns |  |
| t <sub>CW</sub>  | Chip Enable to Write | 400 |  |  | ns |  |
| t <sub>DW</sub>  | Data Setup           | 280 |  |  | ns |  |
| t <sub>DH</sub>  | Data Hold            | 100 |  |  | ns |  |
| t <sub>WP</sub>  | Write Pulse          | 300 |  |  | ns |  |
| t <sub>WR</sub>  | Write Recovery       | 50  |  |  | ns |  |

**MM2111-2 (650 ns Access Time)**

| Symbol                         | Parameter  | Min. | Typ. | Max. | Unit | Test Conditions  |
|--------------------------------|--|------|------|------|------|--|
| <b>READ CYCLE</b>              |  |      |      |      |      |  |
| t <sub>RCY</sub>               | Read Cycle                                       | 650  |      |      | ns   | Input Pulse Levels: +0.65 to +2.2 V<br>Input Pulse Rise and Fall Times:<br>20 ns<br>Timing Measurement Reference<br>Level: 1.5 V<br>Output Load: 1 TTL Gate and<br>C <sub>L</sub> = 100 pF |
| t <sub>A</sub>                 | Access Time                                      |      |      | 650  | ns   |  |
| t <sub>CO</sub>                | Chip Enable to Output                            |      |      | 400  | ns   |  |
| t <sub>OD</sub>                | Output Disable to Output                         |      |      | 350  | ns   |  |
| t <sub>DF</sub> <sup>(1)</sup> | Data Output to High Z State                      | 0    |      | 150  | ns   |  |
| t <sub>OH</sub>                | Previous Data Read Valid after change of Address | 0    |      |      | ns   |  |

**WRITE CYCLE**

|                  |                      |     |  |  |    |  |
|------------------|----------------------|-----|--|--|----|--|
| t <sub>WCY</sub> | Write Cycle          | 650 |  |  | ns | Input Pulse Levels: +0.65 to +2.2 V<br>Input Pulse Rise and Fall Times:<br>20 ns<br>Timing Measurement Reference<br>Level: 1.5 V<br>Output Load: 1 TTL Gate and<br>C <sub>L</sub> = 100 pF |
| t <sub>AW</sub>  | Write Delay          | 150 |  |  | ns |  |
| t <sub>CW</sub>  | Chip Enable to Write | 550 |  |  | ns |  |
| t <sub>DW</sub>  | Data Setup           | 400 |  |  | ns |  |
| t <sub>DH</sub>  | Data Hold            | 100 |  |  | ns |  |
| t <sub>WP</sub>  | Write Pulse          | 400 |  |  | ns |  |
| t <sub>WR</sub>  | Write Recovery       | 50  |  |  | ns |  |