

Winbond Clock Generator
W83195BR-118/W83195BG-118
For Intel 915/945 Chipsets

Date: May/02/2006 Revision: 0.81

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

1. GENERAL DESCRIPTION

The W83195BR-118 is a Clock Synthesizer for Intel P4 processors and Intel Grandsdale chipsets. W83195BR-118 provides all clocks required for high-speed microprocessor and provides step-less frequency programming, 32 different frequencies of CPU, PCI, PCI-Express clocks setting. Simultaneously W83195BR-118 supports SRC 100MHz for SATA and DOT 96MHz clock outputs for integrated graphic chipsets. All clocks are externally selectable with smooth transitions.

The W83195BR-118 programs the registers to enable or disable each clock outputs through I²C serial bus interface and provides -0.5% down type spread spectrum or programmable spread spectrum scale to reduce EMI.

The W83195BR-118 also has watchdog timer and reset output pin to support auto-reset when systems hanging caused by improper frequency setting.

The W83195BR-118 is driven with a 14.318 MHz reference crystal and runs on a 3.3V supply.

2. PRODUCT FEATURES

- 2 pair 0.7 V current mode Differential clock outputs for CPU
- 1 pair 0.7V current mode Differential 100 MHz clock outputs for SRC.
- 1 pair 0.7V current mode Differential 96MHz clock outputs for DOT.
- 5 pair 0.7V current mode Differential clock outputs for PCI-Express
- 6 PCI clock outputs for PCI
- 3 PCI clock free running outputs for PCI
- 1 24_48Mhz clock output for super I/O.
- 1 48 MHz clock output for USB.
- 2 14.318MHz REF clock outputs.
- Step-less frequency programming
- I²C 2-Wire serial interface and support byte read/write and block read/write.
- -0.5% down type spread spectrum in H/W and software select mode
- Programmable spread spectrum scale to reduce EMI in M/N mode
- Programmable registers to enable/stop each output.
- Programmable clock outputs to control slew rate and skew.
- Watch Dog Timer and RESET# output pins
- 56 pin SSOP package

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

3. PIN CONFIGURATION

| | | | | |
|---------------------|----|---|----|-----------|
| GND | 1 | ● | 56 | VDDP |
| PCI3 | 2 | | 55 | PCI2 |
| PCI4 | 3 | | 54 | PCI1 |
| PCI5 | 4 | | 53 | PCI0 |
| GND | 5 | | 52 | RESET# |
| VDDP | 6 | | 51 | REF0/*FS2 |
| PCI_F0 | 7 | | 50 | REF1 |
| *FS0/PCI_F1 | 8 | | 49 | GND |
| *FS1/PCI_F2 | 9 | | 48 | XIN |
| VDD48 | 10 | | 47 | XOUT |
| *SEL24_48#/24_48MHz | 11 | | 46 | VDDR |
| 48MHz | 12 | | 45 | *SCLK |
| GND | 13 | | 44 | *SDATA |
| DOTT | 14 | | 43 | CPUT0 |
| DOTC | 15 | | 42 | CPUC0 |
| VTT_PWRGD#/PD | 16 | | 41 | VDDC |
| PCIET0 | 17 | | 40 | CPUT1 |
| PCIEC0 | 18 | | 39 | CPUC1 |
| VDDPE | 19 | | 38 | GND |
| GND | 20 | | 37 | IREF |
| PCIET1 | 21 | | 36 | GND |
| PCIEC1 | 22 | | 35 | VDDA |
| PCIET2 | 23 | | 34 | VDDPE |
| PCIEC2 | 24 | | 33 | PCIET4 |
| GND | 25 | | 32 | PCIEC4 |
| SRCT | 26 | | 31 | PCIET3 |
| SRCC | 27 | | 30 | PCIEC3 |
| VDDS | 28 | | 29 | GND |


#: Active low
*: Internal pull up resistor 120K to VDD
&: Internal Pull-down resistor 120K to GND

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

4. BLOCK DIAGRAM



5. PIN DESCRIPTION

| BUFFER TYPE SYMBOL | DESCRIPTION |
|----------------------|--|
| IN | Input |
| IN _{tp120k} | Latched input at power up, internal 120kΩ pull up. |
| IN _{td120k} | Latched input at power up, internal 120kΩ pull down. |
| OUT | Output |
| OD | Open Drain |
| I/OD | Bi-directional Pin, Open Drain. |
| # | Active Low |
| * | Internal 120kΩ pull-up |
| & | Internal 120 kΩ pull-down |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

5.1 Crystal I/O

| PIN | PIN NAME | TYPE | DESCRIPTION |
|-----|----------|------|--|
| 48 | XIN | IN | Crystal input with internal loading capacitors (18pF) and feedback resistors. |
| 47 | XOUT | OUT | Crystal output at 14.318MHz nominally with internal loading capacitors (18pF). |

5.2 CPU and PCIE, PCI, Clock Outputs

| PIN | PIN NAME | TYPE | DESCRIPTION |
|---------------------------------------|----------------------------|----------------------|---|
| 43,42,40,39 | CPUT [0:1] CPUC [0:1] | OUT | Low skew (< 125ps) 0.7V Current mode differential clock outputs for host frequencies of CPU |
| 17,18,21,22, 23,24,31,30, 33,32 | PCIET [0:4] PCIEC [0:4] | OUT | Low skew (<125ps) 0.7V Current mode differential clock outputs for PCI-Express |
| 7 | PCI_F0 | OUT | 3.3V free running PCI clock output. |
| 8 | PCI_F1 | OUT | 3.3V free running PCI clock output. |
| | &FS0 | IN _{td120k} | Latched input for FS0 at initial power up for H/W selecting the output frequency. Latched voltage level refers to Vil_FS and Vih_FS voltage level. This is internal 120K pull down. |
| 9 | PCI_F2 | OUT | 3.3V free running PCI clock output. |
| | *FS1 | IN _{tp120k} | Latched input for FS1 at initial power up for H/W selecting the output frequency. Latched voltage level refers to Vil_FS and Vih_FS voltage level. This is internal 120K pull up. |
| 53,54,55,2, 3,4 | PCI [0:5] | OUT | Low skew (< 500ps) 3.3V PCI clock outputs |

5.3 Fixed Frequency Outputs

| PIN | PIN NAME | TYPE | DESCRIPTION |
|-----|------------|----------------------|---|
| 51 | REF0 | OUT | 3.3V REF 14.318Mhz clock output. |
| | &FS2 | IN _{td120k} | Latched input for FS2 at initial power up for H/W selecting the output frequency, Latched voltage level refers to Vil_FS and Vih_FS voltage level. This is internal 120K pull down. |
| 50 | REF1 | OUT | 3.3V REF 14.318Mhz clock output. |
| 11 | 24_48MHz | OUT | 24MHz or 48MHz (default) clock output, In power on reset period, it is a hardware-latched pin, and it can be R/W by I2C control after power on reset period. Select by register 5 bit 7. |
| | &SEL24_48# | IN _{td120k} | Latched input for 24MHz or 48MHz select pin. This is internal 120K pull down default 48MHz. In power on reset period, it is a hardware-latched pin, and it can be R/W by I2C control after power on reset period. Select by register 5 bit 7. |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

Fixed Frequency Outputs, continued.

| PIN | PIN NAME | TYPE | DESCRIPTION |
|-------|--------------|------|---|
| 12 | 48MHz | OUT | 48MHz clock output for USB. |
| 26,27 | SRCT SRCC | OUT | 0.7V current mode 100MHz differential clock outputs for S-ATA |
| 14,15 | DOTT/C | OUT | 0.7V current mode 96MHz differential clock outputs for DOT |

5.4 I²C Control Interface

| PIN | PIN NAME | TYPE | DESCRIPTION |
|-----|----------|------|---|
| 44 | *SDATA | I/OD | Serial data of I ² C 2-wire control interface with internal pull-up resistor. |
| 45 | *SCLK | IN | Serial clock of I ² C 2-wire control interface with internal pull-up resistor. |

5.5 Power Management Pins

| PIN | PIN NAME | TYPE | DESCRIPTION |
|-----|------------|----------------------|---|
| 37 | IREF | OUT | Deciding the reference current for the differential pairs. The pin was connected to the precision resistor tied to ground to decide the appropriate current; 475 ohm is the standard value. |
| 52 | RESET# | OD | System reset signal when the watchdog is time out. This pin will generate 250ms low phase when the watchdog timer is timeout. |
| 16 | VTT_PWRGD# | IN | Power good is a low active input signal used to determine when FS [2:0] are valid to be sample. |
| | PD | IN _{td120k} | Power Down Function. This is power down pin, high active (PD). Internal 120K pull down |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

5.6 Power Pins

| PIN | PIN NAME | TYPE | DESCRIPTION |
|---------------------------|----------|------|---|
| 35 | VDDA | PWR | 3.3V power supply for PLL core. |
| 6,56 | VDDP | PWR | 3.3V power supply for PCI. |
| 19,34 | VDDPE | PWR | 3.3V power supply for PCI express pair. |
| 28 | VDDS | PWR | 3.3V power supply for SRC pair. |
| 10 | VDD48 | PWR | 3.3V power supply for 48MHz. |
| 41 | VDDC | PWR | 3.3V power supply for CPU. |
| 46 | VDDR | PWR | 3.3V power supply for REF. |
| 36 | GND A | PWR | Ground pin for PLL core. |
| 1,5,13,20,25,29, 38,49 | GND | PWR | Ground pin |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

6. FREQUENCY SELECTION BY HARDWARE OR SOFTWARE

This frequency table is used at power on latched FS [2:0] value or software programming at SSEL [4:0] (Register 0 bit 7 ~ 3).

| FS4 | FS3 | FS2 | FS1 | FS0 | CPU (MHZ) | PCIE (MHZ) | SRC (MHZ) | PCI (MHZ) |
|-----|-----|-----|-----|-----|-----------|------------|-----------|-----------|
| 0 | 0 | 0 | 0 | 0 | 266.66 | 100.00 | 100.00 | 33.33 |
| 0 | 0 | 0 | 0 | 1 | 133.33 | 100.00 | 100.00 | 33.33 |
| 0 | 0 | 0 | 1 | 0 | 200.00 | 100.00 | 100.00 | 33.33 |
| 0 | 0 | 0 | 1 | 1 | 166.66 | 111.11 | 100.00 | 33.33 |
| 0 | 0 | 1 | 0 | 0 | 333.33 | 111.11 | 100.00 | 33.33 |
| 0 | 0 | 1 | 0 | 1 | 100.00 | 100.00 | 100.00 | 33.33 |
| 0 | 0 | 1 | 1 | 0 | 400.00 | 100.00 | 100.00 | 33.33 |
| 0 | 0 | 1 | 1 | 1 | 200.00 | 100.00 | 100.00 | 33.33 |
| 0 | 1 | 0 | 0 | 0 | 266.66 | 133.33 | 100.00 | 33.33 |
| 0 | 1 | 0 | 0 | 1 | 133.33 | 133.33 | 100.00 | 33.33 |
| 0 | 1 | 0 | 1 | 0 | 200.00 | 133.33 | 100.00 | 33.33 |
| 0 | 1 | 0 | 1 | 1 | 166.66 | 111.11 | 100.00 | 33.33 |
| 0 | 1 | 1 | 0 | 0 | 333.33 | 111.11 | 100.00 | 33.33 |
| 0 | 1 | 1 | 0 | 1 | 100.00 | 133.33 | 100.00 | 33.33 |
| 0 | 1 | 1 | 1 | 0 | 400.00 | 133.33 | 100.00 | 33.33 |
| 0 | 1 | 1 | 1 | 1 | 200.00 | 100.00 | 100.00 | 33.33 |
| 1 | 0 | 0 | 0 | 0 | 269.33 | 101.00 | 100.00 | 33.67 |
| 1 | 0 | 0 | 0 | 1 | 134.66 | 101.00 | 100.00 | 33.67 |
| 1 | 0 | 0 | 1 | 0 | 202.00 | 101.00 | 100.00 | 33.67 |
| 1 | 0 | 0 | 1 | 1 | 168.33 | 112.22 | 100.00 | 33.67 |
| 1 | 0 | 1 | 0 | 0 | 274.66 | 103.00 | 100.00 | 34.33 |
| 1 | 0 | 1 | 0 | 1 | 137.33 | 103.00 | 100.00 | 34.33 |
| 1 | 0 | 1 | 1 | 0 | 206.00 | 103.00 | 100.00 | 34.33 |
| 1 | 0 | 1 | 1 | 1 | 171.66 | 114.44 | 100.00 | 34.33 |
| 1 | 1 | 0 | 0 | 0 | 279.99 | 105.00 | 100.00 | 35.00 |
| 1 | 1 | 0 | 0 | 1 | 140.00 | 105.00 | 100.00 | 35.00 |
| 1 | 1 | 0 | 1 | 0 | 210.00 | 105.00 | 100.00 | 35.00 |
| 1 | 1 | 0 | 1 | 1 | 174.99 | 116.66 | 100.00 | 35.00 |
| 1 | 1 | 1 | 0 | 0 | 287.99 | 108.00 | 100.00 | 36.00 |
| 1 | 1 | 1 | 0 | 1 | 144.00 | 108.00 | 100.00 | 36.00 |
| 1 | 1 | 1 | 1 | 0 | 216.00 | 108.00 | 100.00 | 36.00 |
| 1 | 1 | 1 | 1 | 1 | 179.99 | 120.00 | 100.00 | 36.00 |



STEPLESS FOR INTEL 915/945 CHIPSETS

7. I²C CONTROL AND STATUS REGISTERS

7.1 Register 0: Frequency Select Register (Default = 10h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|--------------|-----|--|------|
| 7 | SSEL [4] | 0 | Frequency selection by software via I ² C | R/W |
| 6 | SSEL [3] | 0 | | |
| 5 | SSEL [2] | 0 | | |
| 4 | SSEL [1] | 1 | | |
| 3 | SSEL [0] | 0 | | |
| 2 | EN_SSEL | 0 | Enable software frequency table selection SSEL [4:0]. 0 = Select frequency by hardware. 1 = Select frequency by software I ² C - Bit 7~ 3. | R/W |
| 1 | SPSPEN | 0 | Enable Spread Spectrum 0 = Normal 1 = Spread Spectrum enabled | R/W |
| 0 | EN_SAFE_FREQ | 0 | Enable reload safe frequency when the watchdog is timeout. 0 = reload the FS [2:0] latched pins when watchdog time out. 1 = reload the safe frequency bit defined at Register 5 bit 4~0. | R/W |

7.2 Register 1: CPU Clock Control (1 = Enable, 0 = Stopped) (Default: E2h)

| BIT | PIN NO | PWD | DESCRIPTION | TYPE |
|-----|----------|-----|--|------|
| 7 | Reserve | 1 | Reserved | R/W |
| 6 | 40,39 | 1 | CPUT1 / C1 output control | R/W |
| 5 | 43,42 | 1 | CPUT0 / C0 output control | R/W |
| 4 | Reserved | 0 | Reserved (Read only) | R |
| 3 | Reserved | 0 | Reserved (Read only) | R |
| 2 | - | X | Power on latched value of FS2 pin, Default: 0 (Read only). | R |
| 1 | - | X | Power on latched value of FS1 pin, Default: 1 (Read only). | R |
| 0 | - | X | Power on latched value of FS0 pin, Default: 0 (Read only). | R |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

7.3 Register 2: PCI Clock Control (1 = Enable, 0 = Stopped) (Default: FFh)

| BIT | PIN NO | PWD | DESCRIPTION | TYPE |
|-----|----------|-----|---------------------------|------|
| 7 | 9 | 1 | PCI_F2 output control | R/W |
| 6 | 8 | 1 | PCI_F1 output control | R/W |
| 5 | 7 | 1 | PCI_F0 output control | R/W |
| 4 | Reserved | 1 | Reserved | R/W |
| 3 | Reserved | 1 | Reserved | R/W |
| 2 | 4 | 1 | PCI5 output control | R/W |
| 1 | 2,3 | 1 | PCI3, PCI4 output control | R/W |
| 0 | Reserved | 1 | Reserved | R/W |

7.4 Register 3: PCI Clock Control (1 = Enable, 0 = Stopped) (Default: FFh)

| BIT | PIN NO | PWD | DESCRIPTION | TYPE |
|-----|----------|-----|---------------------------|------|
| 7 | 54,55 | 1 | PCI1, PCI2 output control | R/W |
| 6 | Reserved | 1 | Reserved | R/W |
| 5 | 53 | 1 | PCI0 output control | R/W |
| 4 | Reserved | 1 | Reserved | R/W |
| 3 | Reserved | 1 | Reserved | R/W |
| 2 | Reserved | 1 | Reserved | R/W |
| 1 | Reserved | 1 | Reserved | R/W |
| 0 | Reserved | 1 | Reserved | R/W |

7.5 Register 4: 24_48MHz, 48MHz, DOT, REF Control (1 = Enable, 0 = Stopped) (Default: FFh)

| BIT | PIN NO | PWD | DESCRIPTION | TYPE |
|-----|----------|-----|---------------------------|------|
| 7 | 11 | 1 | 24_48MHz output control | R/W |
| 6 | 14,15 | 1 | DOT_T/C output control | R/W |
| 5 | 12 | 1 | 48MHz output control | R/W |
| 4 | Reserved | 1 | Reserved | R/W |
| 3 | Reserved | 1 | Reserved | R/W |
| 2 | 50,51 | 1 | REF1, REF0 output control | R/W |
| 1 | Reserved | 1 | Reserved | R/W |
| 0 | Reserved | 1 | Reserved | R/W |



STEPLESS FOR INTEL 915/945 CHIPSETS

7.6 Register 5: Watchdog Control (Default: 02h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|--------------|-----|--|------|
| 7 | SEL24_48 | X | 24_48 MHz output selection, 1: 24 MHz, 0: 48 MHz (Default). Default value follow hardware trapping data on SEL24_48# pin. | R/W |
| 6 | EN_WD | 0 | Program this bit => 1: Enable Watchdog Timer feature. 0: Disable Watchdog Timer feature. Read-back this bit => During timer count down the bit read back to 1. If count to zero, this bit read back to 0. | R/W |
| 5 | WD_TIMEOUT | 0 | Read Back only. Timeout Flag. This bit is Read Only. 1: Watchdog has ever started and counts to zero. 0: Watchdog is restarted and counting. | R |
| 4 | SAF_FREQ [4] | 0 | These bits will be reloaded in Reg-0 to select frequency table. As the watchdog is timeout and EN_SAFE_FREQ=1. | R/W |
| 3 | SAF_FREQ [3] | 0 | | |
| 2 | SAF_FREQ [2] | 0 | | |
| 1 | SAF_FREQ [1] | 1 | | |
| 0 | SAF_FREQ [0] | 0 | | |

7.7 Register 6: SRC, PCIE Control (1 = Enable, 0 = Stopped) (Default: FEh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|----------|-----|--------------------------|------|
| 7 | 26,27 | 1 | SRCT/C output control | R/W |
| 6 | Reserved | 1 | Reserved | R/W |
| 5 | 33,32 | 1 | PCIET4/C4 output control | R/W |
| 4 | 31,30 | 1 | PCIET3/C3 output control | R/W |
| 3 | 23,24 | 1 | PCIET2/C2 output control | R/W |
| 2 | 21,22 | 1 | PCIET1/C1 output control | R/W |
| 1 | 17,18 | 1 | PCIET0/C0 output control | R/W |
| 0 | Reserved | 0 | Reserved | R/W |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

7.8 Register 7: Winbond Chip ID (Default: 22h) (Read Only)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-------------|-----|-------------------------------|------|
| 7 | CHPI_ID [7] | 0 | Winbond Chip ID. W83195BR-118 | R |
| 6 | CHPI_ID [6] | 0 | Winbond Chip ID. | R |
| 5 | CHPI_ID [5] | 1 | Winbond Chip ID. | R |
| 4 | CHPI_ID [4] | 0 | Winbond Chip ID. | R |
| 3 | CHPI_ID [3] | 0 | Winbond Chip ID. | R |
| 2 | CHPI_ID [2] | 0 | Winbond Chip ID. | R |
| 1 | CHPI_ID [1] | 1 | Winbond Chip ID. | R |
| 0 | CHPI_ID [0] | 0 | Winbond Chip ID. | R |

7.9 Register 8: M/N Program (Default: 90h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-----------|-----|--|------|
| 7 | N_DIV [8] | 1 | Programmable N divisor value. Bit7~0 are defined in the Register 9 | R/W |
| 6 | N_DIV [9] | 0 | Programmable N divisor value. Bit7~0 are defined in the Register 9 | R/W |
| 5 | M_DIV [5] | 0 | Programmable M divisor value. | R/W |
| 4 | M_DIV [4] | 1 | | R/W |
| 3 | M_DIV [3] | 0 | | R/W |
| 2 | M_DIV [2] | 0 | | R/W |
| 1 | M_DIV [1] | 0 | | R/W |
| 0 | M_DIV [0] | 0 | | R/W |

7.10 Register 9: M/N Program Register (Default: BBh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-----------|-----|--|------|
| 7 | N_DIV [7] | 1 | Programmable N divisor value bit 7 ~0. The bit 8 is defined in Register 8. | R/W |
| 6 | N_DIV [6] | 0 | | R/W |
| 5 | N_DIV [5] | 1 | | R/W |
| 4 | N_DIV [4] | 1 | | R/W |
| 3 | N_DIV [3] | 1 | | R/W |
| 2 | N_DIV [2] | 0 | | R/W |
| 1 | N_DIV [1] | 1 | | R/W |
| 0 | N_DIV [0] | 1 | | R/W |



STEPLESS FOR INTEL 915/945 CHIPSETS

7.11 Register 10: Reserved (Default: 3Bh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|------------|-----|---|------|
| 7 | SRC_SPSPEN | 0 | Enable SRC spread spectrum feature 1: Enable 0: Disable | R/W |
| 6 | Reserved | 0 | Reserved | R/W |
| 5 | Reserved | 1 | Reserved | R/W |
| 4 | Reserved | 1 | Reserved | R/W |
| 3 | Reserved | 1 | Reserved | R/W |
| 2 | Reserved | 0 | Reserved | R/W |
| 1 | Reserved | 1 | Reserved | R/W |
| 0 | Reserved | 1 | Reserved | R/W |

7.12 Register 11: Spread Spectrum Programming (Default: 0Eh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-------------|-----|--|------|
| 7 | SP_UP [3] | 0 | Spread Spectrum Up Counter bit 3 ~ bit 0. | R/W |
| 6 | SP_UP [2] | 0 | | R/W |
| 5 | SP_UP [1] | 0 | | R/W |
| 4 | SP_UP [0] | 0 | | R/W |
| 3 | SP_DOWN [3] | 1 | Spread Spectrum Down Counter bit 3 ~ bit 0 2's complement representation. Ex: 1 -> 1111; 2 -> 1110; 7 -> 1001; 8 -> 1000 | R/W |
| 2 | SP_DOWN [2] | 1 | | R/W |
| 1 | SP_DOWN [1] | 1 | | R/W |
| 0 | SP_DOWN [0] | 0 | | R/W |

7.13 Register 12: Divisor Control (Default: 08h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|----------|-----|---|------|
| 7 | Reserved | 0 | Reserved | R/W |
| 6 | KVAL6 | X | Define the PCI divider ratio Table-2 integrate the all divider configuration | R/W |
| 5 | KVAL5 | X | | R/W |
| 4 | KVAL4 | X | Define the PCIE divider ratio Refer to Table-2 | R/W |
| 3 | KVAL3 | X | | R/W |
| 2 | KVAL2 | X | Define the CPU divider ratio Refer to Table-2 | R/W |
| 1 | KVAL1 | X | | R/W |
| 0 | KVAL0 | X | | R/W |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

Table-2 CPU, PCIE, PCI divider ratio selection Table

| MSB \ LSB | | PCI | | PCIE | | CPU | | | |
|------------------------|---|-------|-------|------|------|---------|------|------|------|
| | | Bit5 | | Bit3 | | Bit1, 0 | | | |
| | | 0 | 1 | 0 | 1 | 00 | 01 | 10 | 11 |
| Bit2/ Bit4/ Bit6 | 0 | Div12 | Div16 | Div3 | Div4 | Div2 | Div3 | Div4 | Div6 |
| | 1 | Div20 | Div24 | Div8 | Div6 | Div8 | Div8 | Div8 | Div8 |

7.14 Register 13: Step-less Enable Control (Default: 0Ah)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|------------|-----|--|------|
| 7 | EN_MN_PROG | 0 | 0: Output frequency depend on frequency table 1: Program all clock frequency by changing M/N value The equation is $VCO = 14.318MHz * (N+4) / M$ Once the watchdog timer timeout, the bit will be clear. Then the frequency will be decided by hardware default FS<2:0> or desired frequency select SAF_FREQ [4:0] depend on EN_SAFE_FREQ (Reg0 - bit 0). | R/W |
| 6 | N<10> | 0 | Programmable N divisor bit 10. | R/W |
| 5 | Reserved | 0 | Reserved | R/W |
| 4 | Reserved | 0 | Reserved | R/W |
| 3 | IVAL<3> | 1 | Charge pump current selection | R/W |
| 2 | IVAL<2> | 0 | | R/W |
| 1 | IVAL<1> | 1 | | R/W |
| 0 | IVAL<0> | 0 | | R/W |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

7.15 Register 14: Control (Default: 10h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-----------|-----|---|------|
| 7 | DRI_CONT | 0 | <p>CPUT / SRCT / PCIE_T / DOT_T output state in during POWER DOWN assertion.</p> <p>1: Driven (2*Iref), 0: Tristate (Floating)</p> <p>CPUT / SRCT / PCIE_T / DOT_T output state in during STOP Mode assertion.</p> <p>1: Driven (6*Iref), 0: Tristate (Floating)</p> <p>Complementary parts always tri-state (floating) in power down or stop mode.</p> | R/W |
| 6 | Reserved | 0 | Reserved | R/W |
| 5 | SPCNT [5] | 0 | <p>Spread Spectrum Programmable time, the resolution is 280ns.</p> <p>Default period is 11.8us</p> | R/W |
| 4 | SPCNT [4] | 1 | | R/W |
| 3 | SPCNT [3] | 0 | | R/W |
| 2 | SPCNT [2] | 0 | | R/W |
| 1 | SPCNT [1] | 0 | | R/W |
| 0 | SPCNT [0] | 0 | | R/W |

7.16 Register 15: SST Control (Default: ECh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-----------|-----|---|------|
| 7 | INV_CPU | 1 | Invert the CPU phase, 1: Default, 0: Inverse | R/W |
| 6 | Reserved | 1 | Reserved | R/W |
| 5 | SPSP_TYPE | 1 | <p>Spread spectrum implementation method</p> <p>1 : Pendulum type</p> <p>0 : Original</p> | R/W |
| 4 | Reserved | 0 | Reserved | R/W |
| 3 | Reserved | 1 | Reserved | R/W |
| 2 | Reserved | 1 | Reserved | R/W |
| 1 | Reserved | 0 | Reserved | R/W |
| 0 | Reserved | 0 | Reserved | R/W |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

7.17 Register 16: Skew Control (Default: E4h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-----------|-----|---|------|
| 7 | INV_PCIE | 1 | Invert the PCIE phase, 1: Default, 0: Inverse | R/W |
| 6 | INV_PCI | 1 | Invert the PCI phase, 1: Default, 0: Inverse | R/W |
| 5 | CSKEW [2] | 1 | CPU1 to CPU0 skew control, Skew resolution is 300ps | R/W |
| 4 | CSKEW [1] | 0 | The decision of skew direction is same as CSKEW<2:0> setting | R/W |
| 3 | CSKEW [0] | 0 | | R/W |
| 2 | PSKEW [2] | 1 | CPU1 to PCI skew control, Skew resolution is 300ps | R/W |
| 1 | PSKEW [1] | 0 | The decision of skew direction is same as PSKEW [2:0] setting | R/W |
| 0 | PSKEW [0] | 0 | | R/W |

7.18 Register 17: Slew rate Control (Default: 00h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-----------|-----|--|------|
| 7 | Reserved | X | Reserved | R/W |
| 6 | INV_48MHz | 0 | Invert the 48MHz phase, 0: In phase with 24_48MHz 1: 180 degrees out of phase | R/W |
| 5 | PCI_F0_S2 | 0 | PCI_F0 slew rate control 11 : Strong , 00 : Weak , 10/01 : Normal | R/W |
| 4 | PCI_F0_S1 | 0 | | R/W |
| 3 | Reserved | 0 | Reserved | R/W |
| 2 | Reserved | 0 | Reserved | R/W |
| 1 | Reserved | 0 | Reserved | R/W |
| 0 | Reserved | 0 | Reserved | R/W |

7.19 Register 18: Reserved (Default: 00h)

7.20 Register 19: Skew Control (Default: DAh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-------------|-----|---|------|
| 7 | Reserved | 1 | Reserved | R/W |
| 6 | Reserved | 1 | Reserved | R/W |
| 5 | PCIESKEW<2> | 0 | CPU1 to PCIE skew control Skew resolution is 300ps | R/W |
| 4 | PCIESKEW<1> | 1 | | R/W |
| 3 | PCIESKEW<0> | 1 | The decision of skew direction is same as PCIESKEW<2:0> setting | R/W |
| 2 | Reserved | 0 | Reserved | R/W |
| 1 | Reserved | 1 | Reserved | R/W |
| 0 | Reserved | 0 | Reserved | R/W |



STEPLESS FOR INTEL 915/945 CHIPSETS

7.21 Register 20: Watch dog timer (Default: 88h)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-------------|-----|--|------|
| 7 | Reserved | 1 | Reserved | R/W |
| 6 | WD_TIME [6] | 0 | Setting the down count depth (Failure decision). One bit resolution represents 250ms. Default time depth is 8*250ms = 2.0 second. If the watchdog timer is counting, this register will return present down count value. | R/W |
| 5 | WD_TIME [5] | 0 | | R/W |
| 4 | WD_TIME [4] | 0 | | R/W |
| 3 | WD_TIME [3] | 1 | | R/W |
| 2 | WD_TIME [2] | 0 | | R/W |
| 1 | WD_TIME [1] | 0 | | R/W |
| 0 | WD_TIME [0] | 0 | | R/W |

7.22 Register 21: Asynchronous Control (Default: 4Bh)

| BIT | NAME | PWD | DESCRIPTION | TYPE |
|-----|-------------|-----|---|------|
| 7 | Tri-state | 0 | Tri-state all output if set 1 | R/W |
| 6 | Reserved | 1 | Reserved | R/W |
| 5 | Reserved | 0 | Reserved | R/W |
| 4 | Reserved | 0 | Reserved | R/W |
| 3 | Reserved | 1 | Reserved | R/W |
| 2 | SRC_BASE3 | 0 | 1: Asynchronous PCIE / PCI always at 100MHz / 33MHz 0: PCIE / PCI frequency are follow Bit1, 0 setting | R/W |
| 1 | FIX_ADDR<1> | 1 | Asynchronous PCIE / PCI frequency table selection FIX_ADDR<1:0> => | R/W |
| 0 | FIX_ADDR<0> | 1 | 00: 96 / 36MHz 01 : 96 / 32MHz 10: 128 / 38.4MHz 11 : Output from PLL1 | R/W |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

8. ACCESS INTERFACE


The W83195BR-118 provides I²C Serial Bus for microprocessor to read/write internal registers. In the W83195BR-118 is provided Block Read/Block Write and Byte-Data Read/Write protocol. The I²C address is defined at 0xD2.

The register number is increased by one if using byte data read/write protocol.


Example: In block mode, byte number of program register is 1
 In byte mode, byte number of program register is 2 (Byte number of block mode +1)

Block Read and Block Write Protocol

8.1 Block Write protocol




8.2 Block Read protocol




In block mode, the command code must filled 8'h00

8.3 Byte Write protocol



8.4 Byte Read protocol



W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

9. SPECIFICATIONS

9.1 ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in this table may cause permanent damage to the device. Precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. Subjection to maximum conditions for extended periods may affect reliability. Unused inputs must always be tied to an appropriate logic voltage level (Ground or VDD).

| PARAMETER | RATING |
|---|-------------------|
| Absolute 3.3V Core Supply Voltage | -0.5V to +4.6V |
| Absolute 3.3V I/O Supply Voltage | - 0.5V to + 4.6V |
| Operating 3.3V Core Supply Voltage | 3.135V to 3.465V |
| Operating 3.3V I/O Supply Voltage | 3.135V to 3.465V |
| Storage Temperature | - 65°C to + 150°C |
| Ambient Temperature | - 55°C to + 125°C |
| Operating Temperature | 0°C to + 70°C |
| Input ESD protection (Human body model) | 2000V |

9.2 General Operating Characteristics

| <i>VDD= 3.3V ± 5 %, TA = 0°C to +70°C,</i> | | | | | |
|--|------------------|-----|-----|-----------------|---|
| PARAMETER | SYMBOL | MIN | MAX | UNITS | TEST CONDITIONS |
| Input Low Voltage | V _{IL} | | 0.8 | V _{dc} | |
| Input High Voltage | V _{IH} | 2.0 | | V _{dc} | |
| Output Low Voltage | V _{OL} | | 0.4 | V _{dc} | |
| Output High Voltage | V _{OH} | 2.4 | | V _{dc} | |
| Operating Supply Current | I _{dd} | | 350 | mA | CPU = 100 to 400 MHz PCI = 33.3 Mhz with load 10pF |
| Input pin capacitance | C _{in} | | 5 | pF | |
| Output pin capacitance | C _{out} | | 6 | pF | |
| Input pin inductance | L _{in} | | 7 | nH | |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

9.3 Skew Group timing clock

| VDD = 3.3V ± 5 %, TA = 0°C to +70°C, CI=10pF | | | | |
|---|------------|------------|--------------|------------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| CPU pair to CPU pair Skew | | 125 | ps | Measure Crossing point |
| PCIE pair to PCIE pair Skew | | 125 | ps | Measure Crossing point |
| PCI to PCI Skew | | 500 | ps | Measured at 1.5V |
| 48MHz to 48MHz Skew | | 1000 | ps | Measured at 1.5V |

9.4 CPU 0.7V Electrical Characteristics

| VDDC= 3.3V ± 5 %, TA = 0°C to +70°C, Test load Rs=33, Rp=49.9 CI=2pF, Vol=0.175V, Voh=0.525V, Vr=475, IREF=2.32mA, loh=6*IREF | | | | |
|--|------------|------------|--------------|-------------------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 175 | 700 | ps | Measure Single Ended waveform |
| Fall Time | 175 | 700 | ps | Measure Single Ended waveform |
| Absolute crossing point Voltages | 250 | 550 | mV | Measure Single Ended waveform |
| Voltage High | 660 | 850 | mV | Measure Single Ended waveform |
| Voltage Low | -150 | | mV | Measure Single Ended waveform |
| Cycle to Cycle jitter | | 100 | ps | Measure Differential waveform |
| Duty Cycle | 45 | 55 | % | Measure Differential waveform |

9.5 SRC 0.7V Electrical Characteristics

| VDDS= 3.3V ± 5 %, TA = 0°C to +70°C, Test load Rs=33, Rp=49.9 CI=2pF, Vol=0.175V, Voh=0.525V, Vr=475, IREF=2.32mA, loh=6*IREF | | | | |
|--|------------|------------|--------------|-------------------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 175 | 700 | ps | Measure Single Ended waveform |
| Fall Time | 175 | 700 | ps | Measure Single Ended waveform |
| Absolute crossing point Voltages | 250 | 550 | mV | Measure Single Ended waveform |
| Voltage High | 660 | 850 | mV | Measure Single Ended waveform |
| Voltage Low | -150 | | mV | Measure Single Ended waveform |
| Cycle to Cycle jitter | | 100 | ps | Measure Differential waveform |
| Duty Cycle | 45 | 55 | % | Measure Differential waveform |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

9.6 PCIE 0.7V Electrical Characteristics

| <i>VDDPE= 3.3V ± 5 %, TA = 0°C to +70°C, Test load Rs=33, Rp=49.9 CI=2pF, Vol=0.175V, Voh=0.525V, Vr=475, IREF=2.32mA, Ioh=6*IREF</i> | | | | |
|---|------|-----|-------|-------------------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 175 | 700 | ps | Measure Single Ended waveform |
| Fall Time | 175 | 700 | ps | Measure Single Ended waveform |
| Absolute crossing point Voltages | 250 | 550 | mV | Measure Single Ended waveform |
| Voltage High | 660 | 850 | mV | Measure Single Ended waveform |
| Voltage Low | -150 | | mV | Measure Single Ended waveform |
| Cycle to Cycle jitter | | 100 | ps | Measure Differential waveform |
| Duty Cycle | 45 | 55 | % | Measure Differential waveform |

9.7 PCI Electrical Characteristics

| <i>VDDP= 3.3V ± 5 %, TA = 0°C to +70°C, Test load, CI=10pF,</i> | | | | |
|---|-----|------|-------|--------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 500 | 2000 | ps | Vol=0.4V, Voh=2.4V |
| Fall Time | 500 | 2000 | ps | Voh=2.4V, Vol=0.4V |
| Cycle to Cycle jitter | | 250 | ps | Measured at 1.5V |
| Duty Cycle | 45 | 55 | % | Measured at 1.5V |
| Pull-Up Current Min | -33 | | mA | Vout=1.0V |
| Pull-Up Current Max | | -33 | mA | Vout=3.135V |
| Pull-Down Current Min | 30 | | mA | Vout=1.95V |
| Pull-Down Current Max | | 38 | mA | Vout=0.4V |

9.8 24M, 48M Electrical Characteristics

| <i>VDD48= 3.3V ± 5 %, TA = 0°C to +70°C, Test load, CI=10pF,</i> | | | | |
|--|-----|------|-------|--------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 500 | 2000 | ps | Vol=0.4V, Voh=2.4V |
| Fall Time | 500 | 2000 | ps | Voh=2.4V, Vol=0.4V |
| Long term jitter | | 500 | ps | Measured at 1.5V |
| Duty Cycle | 45 | 55 | % | Measured at 1.5V |
| Pull-Up Current Min | -33 | | mA | Vout=1.0V |
| Pull-Up Current Max | | -33 | mA | Vout=3.135V |
| Pull-Down Current Min | 30 | | mA | Vout=1.95V |
| Pull-Down Current Max | | 38 | mA | Vout=0.4V |

W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

9.9 REF Electrical Characteristics

| <i>VDD= 3.3V ± 5 %, TA = 0°C to +70°C, Test load, Cl=10pF,</i> | | | | |
|--|-----|------|-------|--------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 500 | 2000 | ps | Vol=0.4V, Voh=2.4V |
| Fall Time | 500 | 2000 | ps | Voh=2.4V, Vol=0.4V |
| Cycle to Cycle jitter | | 1000 | ps | Measured at 1.5V |
| Duty Cycle | 45 | 55 | % | Measured at 1.5V |
| Pull-Up Current Min | -29 | | mA | Vout=1.0V |
| Pull-Up Current Max | | -23 | mA | Vout=3.135V |
| Pull-Down Current Min | 29 | | mA | Vout=1.95V |
| Pull-Down Current Max | | 27 | mA | Vout=0.4V |

9.10 DOT 0.7V Electrical Characteristics

| <i>VDD= 3.3V ± 5 %, TA = 0°C to +70°C, Test load Rs=33, Rp=49.9 Cl=2pF, Vol=0.175V, Voh=0.525V, Vr=475, IREF=2.32mA, loh=6*IREF</i> | | | | |
|---|------|-----|-------|-------------------------------|
| PARAMETER | MIN | MAX | UNITS | TEST CONDITIONS |
| Rise Time | 175 | 700 | ps | Measure Single Ended waveform |
| Fall Time | 175 | 700 | ps | Measure Single Ended waveform |
| Absolute crossing point Voltages | 250 | 550 | mV | Measure Single Ended waveform |
| Voltage High | 660 | 850 | mV | Measure Single Ended waveform |
| Voltage Low | -150 | | mV | Measure Single Ended waveform |
| Cycle to Cycle jitter | | 250 | ps | Measure Differential waveform |
| Duty Cycle | 45 | 55 | % | Measure Differential waveform |

W83195BR-118/W83195BG-118





STEPLESS FOR INTEL 915/945 CHIPSETS

10. ORDERING INFORMATION

| PART NUMBER | PACKAGE TYPE | PRODUCTION FLOW |
|--------------|--------------|--------------------------|
| W83195BR-118 | 56 PIN SSOP | Commercial, 0°C to +70°C |
| W83195BG-118 | 56 PIN SSOP | Commercial, 0°C to +70°C |

11. HOW TO READ THE TOP MARKING



Left line: Winbond logo

1st line: the part number: W83195BR-118, the Pb-free part number W83195BG-118

2nd line: Tracking code 2 8051234

2: wafers manufactured in Winbond FAB 2

8051234: wafer production series lot number

3rd line: Tracking code 520 G C A SA

520: packages made in '2005, week 20

G: assembly house ID; O means OSE, G means GR

C: Internal use code

A: IC revision

SA: Internal use code

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.


W83195BR-118/W83195BG-118



STEPLESS FOR INTEL 915/945 CHIPSETS

12. PACKAGE DRAWING AND DIMENSIONS

56 PIN SSOP-300mil





STEPLESS FOR INTEL 915/945 CHIPSETS

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu District, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*