



Solid State Devices, Inc.


14830 Valley View Blvd * La Mirada, Ca 90638

Phone: (562) 404-7855 * Fax: (562) 404-1773

ssdi@ssdi-power.com * www.ssdi-power.com

DESIGNER'S DATA SHEET

SMD 2 isolated



NOTE: SEE DASH# DEFINITION TABLE FOR AVAILABLE LEAD FORMING CONFIGURATION

SFF25P20S2I series

25 AMP / 200 Volts
125 mΩ
P-Channel MOSFET

Features:

- polySi gate cell structure
- Low ON-resistance
- UIS (unclamped inductive switching) rated
- Hermetically Sealed, Isolated Package
- Low package inductance
- Stress relief provided by flexible leads – several options available
- Improved ($R_{DS(ON)}$, Q_G) figure of merit
- TV, TVM, S Level screening available

Maximum Ratings	Symbol	Value	Units
Drain - Source Voltage	V_{DSS}	-200	V
Gate - Source Voltage	V_{GS}	±20	V
Max. Continuous Drain Current @ $T_C = 25^\circ\text{C}$	I_{D1}	25	A
Max. Instantaneous Drain Current (T_j limited) @ $T_C = 25^\circ\text{C}$	I_{D3}	95	A
Max. Avalanche current	I_{AR}	25	A
Repetitive Avalanche Energy	E_{AR}	30	mJ
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250	W
Operating & Storage Temperature	T_{OP} & T_{STG}	-55 to +150	$^\circ\text{C}$
Maximum Thermal Resistance Junction to Case	$R_{\theta JC}$	0.5	$^\circ\text{C/W}$

Electrical Characteristics (@ 25°C , unless otherwise specified)	Symbol	Min	Typ	Max	Units
Drain to Source Breakdown Voltage $V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	BV_{DSS}	200	—	—	V
Drain to Source On State Resistance $V_{GS} = 10\text{V}, I_D = 12\text{A}, T_j = 25^\circ\text{C}$ $V_{GS} = 10\text{V}, I_D = 25\text{A}, T_j = 25^\circ\text{C}$	$R_{DS(on)}$	—	110 125	120 —	mΩ
Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	$V_{GS(th)}$	3.0	—	5.0	V
Gate to Source Leakage $V_{GS} = \pm 20\text{V}$	I_{GSS}	—	—	±100	nA
Zero Gate Voltage Drain Current $V_{DS} = 160\text{V}, V_{GS} = 0\text{V}, T_j = 25^\circ\text{C}$ $V_{DS} = 160\text{V}, V_{GS} = 0\text{V}, T_j = 125^\circ\text{C}$	I_{DSS}	—	—	25 1	μA mA

NOTE: All specifications are subject to change without notification. SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: FT0009A www.DataSheet4U.com




Solid State Devices, Inc.
 14830 Valley View Blvd * La Mirada, Ca 90638
 Phone: (562) 404-7855 * Fax: (562) 404-1773
 ssdi@ssdi-power.com * www.ssdi-power.com

SFF25P20S2I series

Electrical Characteristics (@25°C, unless otherwise specified)	Symbol	Min	Typ	Max	Units
Forward Transconductance $V_{DS} = 10V, I_D = 24A, T_j = 25^\circ C$	g_{fs}	5	12	—	Mho
Total Gate Charge $V_{GS} = 10V$	Q_g	—	150	—	nC
Gate to Source Charge $V_{DS} = 100V$	Q_{gs}	—	35	—	nC
Gate to Drain Charge $I_D = 12A$	Q_{gd}	—	70	—	nC
Turn on Delay Time $V_{GS} = 10V$	$t_{d(on)}$	—	35	—	nsec
Rise Time $V_{DS} = 100V$	t_r	—	30	—	
Turn off Delay Time $I_D = 12A$	$t_{d(off)}$	—	70	—	
Fall Time $R_G = 4.7\Omega$	t_f	—	30	—	
Diode Forward Voltage $I_F = 25A, V_{GS} = 0V$	V_{SD}	—	2.0	3.0	V
Diode Reverse Recovery Time $I_F = 24A, di/dt = 100A/usec$	t_{rr}	—	250	—	nsec
Peak Reverse Recovery Current					
Reverse Recovery Charge					
Input Capacitance $V_{GS} = 0V$	C_{iss}	—	4200	—	pF
Output Capacitance $V_{DS} = 25V$	C_{oss}	—	1200	—	
Reverse Transfer Capacitance $f = 1 MHz$	C_{rss}	—	350	—	

NOTES: Pulse Test: Pulse Width = 300µsec, Duty Cycle = 2%.



LEAD FORMING CONFIGURATIONS			
SMD2I dash#	-01	-02	-03
A	0.062"	0.000"	0.097"

PIN ASSIGNMENT (Standard)			
Package	Drain	Source	Gate
SMD2I	Pin 1	Pin 2	Pin 3