

# NN514400A / NN514400B series

## Fast Page Mode CMOS 1M × 4bit Dynamic RAM

# NPNX

## DESCRIPTION

The NN514400A/B series is a high performance CMOS Dynamic Random Access Memory organized as 1,048,576 words by 4 bit. The NN514400A/B series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN514400A/B series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by  $\overline{\text{CAS}}$  which, in essence, acts as an output enable independent of  $\overline{\text{RAS}}$  with very fast  $\overline{\text{CAS}}$  to output access time.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 1,024 address combinations of A0 to A9 during a 16 ms period.

Multiplexed address inputs permit The NN514400A/B series to be packaged in a standard 26-pin plastic SOJ, 26 pin TSOP TYPE II. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ±10% tolerance and direct inter-


## FEATURES

- 1,048,576 × 4 bit Organization
- Single 5V ±10% Power Supply
- Performance Ranges


Parameter	-45	-50	-60	-70
Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ )	45ns	50ns	60ns	70ns
Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ )	13ns	13ns	15ns	20ns
Max. Column Address Access Time ( $t_{\text{AA}}$ )	25ns	27ns	30ns	35ns
Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )	80ns	90ns	110ns	130ns

- Fast Page Mode Operation
- Low Power Operation
  - Low Standby Current (CMOS level inputs)
  - Standard 1mA
  - L version 50µA
- 1,024 Refresh Cycles
  - Standard distributed across 16ms
  - L version distributed across 128ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
  - $\overline{\text{RAS}}$  only
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$
  - Hidden Refresh
- X8 bit Test Mode
- High Reliability Packages
  - Plastic 26pin SOJ (P26/20SJ-2A)
  - Plastic 26pin TSOP (P26/20TJ-2A)


**PIN CONFIGURATION (TOP VIEW)**



26/20-pin TSOP TYPE ( II )  
 Normal Bend ( 300 mil )  
 P26/20TP-2A



26/20-pin TSOP TYPE ( II )  
 Reverse Bend ( 300 mil )  
 P26/20TP-2A-R




26/20-pin SOJ ( 300mil )  
 P26/20SJ-2A

**PIN NAMES**

A0~A9	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{OE}}$	Output Enable
I/O1~I/O4	Data-in / Data-out
$\overline{\text{WE}}$	Write Enable
V <sub>CC</sub>	+5V Supply
V <sub>SS</sub>	Ground
NC	No Connection

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to $V_{\text{SS}}$	$V_{\text{in}}, V_{\text{out}}$	-1 to 7	V
Voltage on $V_{\text{CC}}$ Relative to $V_{\text{SS}}$	$V_{\text{CC}}$	-1 to 7	V
Storage Temperature (Plastic)	$T_{\text{stg}}$	-55 to +125	°C
Power Dissipation	$P_{\text{d}}$	1.0	W
Ambient Operating Temperature	$T_{\text{a}}$	0 to +70	°C
Short Circuit Output Current	$I_{\text{out}}$	50	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

## DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{\text{CC}}$	Supply Voltage	4.5	5.0	5.5	V
$V_{\text{SS}}$	Supply Voltage	0	0	0	V
$V_{\text{IH}}$	Input High Voltage, All Inputs	2.4	—	6.5	V
$V_{\text{IL}}$	Input Low Voltage, All Inputs	-1.0	—	—	V

Note: All voltage values in this data sheet are with respect to  $V_{\text{SS}}$  unless otherwise specified.

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%)**  
**(NN514400A)**

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I <sub>CC1</sub>	Operating Current	-45		130	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS, Address cycling	1, 2
		-50		120	mA		
		-60		110	mA		
		-70		100	mA		
I <sub>CC2</sub>	Standby Current			1.0	mA	RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)	
				2.0	mA	RAS = CAS ≥ V <sub>IH</sub>	
I <sub>CC2</sub>	Standby Current (L version)			50	μA	RAS = CAS ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC3</sub>	Refresh Current (RAS only refresh)	-45		130	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS cycling, CAS = V <sub>IH</sub>	1
		-50		120	mA		
		-60		110	mA		
		-70		100	mA		
I <sub>CC4</sub>	Fast Page Mode Current	-45		75	mA	t <sub>PC</sub> = t <sub>PC</sub> (min.) RAS = V <sub>IL</sub> CAS, Address cycling	1,2
		-50		70	mA		
		-60		60	mA		
		-70		50	mA		
I <sub>CC5</sub>	Refresh Current (CAS before RAS refresh)	-45		130	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS cycling	1
		-50		120	mA		
		-60		110	mA		
		-70		100	mA		
I <sub>CC6</sub>	Refresh Current (NN514400L/AL/BL: CAS before RAS refresh)			150	μA	1024 cycles / 128ms t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC7</sub>	Self Refresh Mode Current			100	μA	RAS = CAS ≤ (V <sub>SS</sub> + 0.2V) All other input high levels are (V <sub>CC</sub> - 0.2V) or input low levels are (V <sub>SS</sub> + 0.2V)	
I <sub>IL1</sub>	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V <sub>IH</sub> ≤ 5.5V, Others = 0V	
I <sub>ILO</sub>	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V <sub>IH</sub> (min.), CAS ≥ V <sub>IH</sub> (min.) 0V ≤ V <sub>OUT</sub> ≤ 5.5V	
V <sub>OH</sub>	Output High Voltage		2.4		V	I <sub>OH</sub> = -5.0 mA	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2 mA	

Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.

2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%, f = 1MHz)**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>IN1</sub>	Address(A0 - A9)	—	5	pF
C <sub>IN2</sub>	RAS, CAS, WE, OE	—	5	pF
C <sub>OUT</sub>	I/O1, I/O2, I/O3, I/O4	—	7	pF

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%)  
(NN514400B)**

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I <sub>CC1</sub>	Operating Current	-45		100	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS, Address cycling	1, 2
		-50		90	mA		
		-60		80	mA		
		-70		70	mA		
I <sub>CC2</sub>	Standby Current			1.0	mA	RAS = $\overline{\text{CAS}} \geq (V_{CC} - 0.2V)$	
	Standby Current (L version)			2.0	mA	RAS = $\overline{\text{CAS}} \geq V_{IH}$	
I <sub>CC3</sub>	Refresh Current (RAS only refresh)	-45		100	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS cycling, CAS = V <sub>IH</sub>	1
		-50		90	mA		
		-60		80	mA		
		-70		70	mA		
I <sub>CC4</sub>	Fast Page Mode Current	-45		70	mA	t <sub>PC</sub> = t <sub>PC</sub> (min.) RAS = V <sub>IL</sub> CAS, Address cycling	1,2
		-50		60	mA		
		-60		50	mA		
		-70		40	mA		
I <sub>CC5</sub>	Refresh Current (CAS before RAS refresh)	-45		100	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS cycling	1
		-50		90	mA		
		-60		80	mA		
		-70		70	mA		
I <sub>CC6</sub>	Refresh Current (NN514400BL: CAS before RAS refresh)			200	μA	1024 cycles / 128ms t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC7</sub>	Self Refresh Mode Current			200	μA	RAS = $\overline{\text{CAS}} \leq (V_{SS} + 0.2V)$ All other input high levels are (V <sub>CC</sub> - 0.2V) or input low levels are (V <sub>SS</sub> + 0.2V)	16
I <sub>L1</sub>	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V <sub>IH</sub> ≤ 5.5V, Others = 0V	
I <sub>L0</sub>	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V <sub>IH</sub> (min.), CAS ≥ V <sub>IH</sub> (min.) 0V ≤ V <sub>OUT</sub> ≤ 5.5V	
V <sub>OH</sub>	Output High Voltage		2.4		V	I <sub>OH</sub> = -5.0 mA	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2 mA	

- Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.  
2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%, f = 1MHz)**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>IN1</sub>	Address(A0 ~ A9)	—	5	pF
C <sub>IN2</sub>	RAS, CAS, WE, OE	—	5	pF
C <sub>OUT</sub>	I/O1, I/O2, I/O3, I/O4	—	7	pF

**NN514400A / NN514400B series**  
**CMOS 1M×4bit Dynamic RAM**

**A.C. OPERATING CONDITIONS ( 0 °C ≤ T<sub>a</sub> ≤ 70 °C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V) (NOTES 3, 4, 5)**


NO.	NOTES		PARAMETER	-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	—	13	—	13	—	15	—	20	ns	6,13
2	t <sub>CH2QV</sub>	t <sub>CPA</sub>	Access Time from $\overline{\text{CAS}}$ Precharge	—	30	—	32	—	35	—	40	ns	13,14
3	t <sub>AVQV</sub>	t <sub>AA</sub>	Access Time from Column Address	—	25	—	27	—	30	—	35	ns	7,13
4	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	—	45	—	50	—	60	—	70	ns	6,7
5	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	$\overline{\text{CAS}}$ Hold Time	45	—	50	—	60	—	70	—	ns	
6	t <sub>RL1CH1</sub>	t <sub>CHR</sub>	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	10	—	10	—	10	—	10	—	ns	
7	t <sub>RL1CX</sub>	t <sub>CHS</sub>	$\overline{\text{CAS}}$ Precharge Time (Self Refresh Mode)	-50	—	-50	—	-50	—	-50	—	ns	
8	t <sub>CH2CL2</sub>	t <sub>CPN</sub>	$\overline{\text{CAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	10	—	10	—	10	—	10	—	ns	
9	t <sub>CH2CL2</sub>	t <sub>CP</sub>	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	5	—	5	—	5	—	5	—	ns	14
10	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	13	100K	13	100K	15	100K	20	100K	ns	
11	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	5	—	5	—	5	—	5	—	ns	
12	t <sub>CL1QX</sub>	t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to Output in Low-Z	0	—	0	—	0	—	0	—	ns	8
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	5	—	5	—	ns	
14	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	35	—	35	—	35	—	50	—	ns	11
15	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	10	—	10	—	15	—	15	—	ns	
16	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time Referenced to $\overline{\text{RAS}}$	30	—	35	—	40	—	40	—	ns	
17	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Setup Time	0	—	0	—	0	—	0	—	ns	14
18	t <sub>AVRH1</sub>	t <sub>RAL</sub>	Column Address to $\overline{\text{RAS}}$ Lead Time	22	—	24	—	30	—	35	—	ns	
19	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Column Address to $\overline{\text{WE}}$ Delay Time	48	—	50	—	50	—	65	—	ns	11
20	t <sub>CL1DX</sub> t <sub>WL1DX</sub>	t <sub>DH</sub>	Data Hold Time	10	—	10	—	10	—	10	—	ns	12
			NN514400A	10	—	10	—	10	—	10	—		
			NN514400B	10	—	10	—	10	—	15	—		
21	t <sub>DVCL2</sub> t <sub>DVWL2</sub>	t <sub>DS</sub>	Data Setup Time	0	—	0	—	0	—	0	—	ns	12
22	t <sub>OL1QV</sub>	t <sub>OEa</sub>	$\overline{\text{OE}}$ Access Time	—	13	—	13	—	15	—	20	ns	
23	t <sub>WL1OL2</sub>	t <sub>OEh</sub>	$\overline{\text{OE}}$ Command Hold Time	13	—	13	—	15	—	20	—	ns	
24	t <sub>CH2QV</sub>	t <sub>OED</sub>	$\overline{\text{OE}}$ to Data Delay Time	7	—	8	—	10	—	10	—	ns	
25	t <sub>CH2QZ</sub>	t <sub>OFF</sub>	Output Buffer Turn-off Delay Time	0	13	0	13	0	15	0	20	ns	10
26	t <sub>CH2QX</sub>	t <sub>OEZ</sub>	Output Buffer Turn-off Delay Time Referenced to $\overline{\text{OE}}$	0	10	0	10	0	15	0	15	ns	
27	t <sub>CL1RH1</sub>	t <sub>RSH</sub>	$\overline{\text{RAS}}$ Hold Time	13	—	13	—	15	—	20	—	ns	
28	t <sub>OL1RH1</sub>	t <sub>ROH</sub>	$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	8	—	8	—	10	—	10	—	ns	
29	t <sub>RH2RL2</sub>	t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	25	—	25	—	30	—	40	—	ns	
30	t <sub>RH2RL2</sub>	t <sub>RPS</sub>	$\overline{\text{RAS}}$ Precharge Time (Self Refresh Mode)	80	—	90	—	110	—	130	—	ns	
31	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	45	100K	50	100K	60	100K	70	100K	ns	
32	t <sub>RL1RH1</sub>	t <sub>RASP</sub>	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	45	100K	50	100K	60	100K	70	100K	ns	
33	t <sub>RL1RH1</sub>	t <sub>RASS</sub>	$\overline{\text{RAS}}$ Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	300	—	μs	
34	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	13	30	13	35	13	45	13	50	ns	6
35	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	10	—	10	—	10	—	10	—	ns	
36	t <sub>RL1AV</sub>	t <sub>RAD</sub>	$\overline{\text{RAS}}$ to Column Address Delay Time	11	20	11	23	11	30	11	20	ns	11
37	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	62	—	68	—	80	—	100	—	ns	11
38	t <sub>CH2WL2</sub>	t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—	0	—	ns	9

NO.	SYMBOL		PARAMETER	-45		-50		-60		-70		UNIT	NOTE	
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
39	t <sub>RH2WL2</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	ns	9	
40	t <sub>WH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—	0	—	ns		
41	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Random Read or Write Cycle Time	80	—	90	—	110	—	130	—	ns		
42	t <sub>CL2CL2</sub>	t <sub>PC</sub>	Read or Write Cycle Time (Fast Page Mode)	30	—	33	—	40	—	45	—	ns	13,14	
43	t <sub>RL2RL2</sub>	t <sub>RMW</sub>	Read-Modify-Write Cycle Time	NN514400A	120	—	125	—	135	—	185	—	ns	
				NN514400B	120	—	125	—	135	—	165	—	ns	
44	t <sub>CL2CL2</sub>	t <sub>PRMW</sub>	Read-Modify-Write Cycle Time (Fast Page Mode)	57	—	57	—	66	—	100	—	ns	13,14	
45	t <sub>REF</sub>	t <sub>REF</sub>	Refresh Period	—	16	—	16	—	16	—	16	ms	15	
46	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	8	—	8	—	8	—	8	—	ns		
47	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0	—	0	—	0	—	0	—	ns		
48	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	2	50	2	50	2	50	2	50	ns	4,5	
49	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	8	—	8	—	10	—	15	—	ns		
50	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Command Pulse Width	8	—	8	—	10	—	15	—	ns		
51	t <sub>WL1CL2</sub>	t <sub>WCS</sub>	Write Command Setup Time	0	—	0	—	0	—	0	—	ns	11	
52	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	13	—	13	—	15	—	20	—	ns		
53	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	13	—	13	—	15	—	20	—	ns		
54	t <sub>WL1RL2</sub>	t <sub>WSR</sub>	Write Command Setup Time (Test Mode)	10	—	10	—	10	—	10	—	ns		
55	t <sub>RL1WH1</sub>	t <sub>WHR</sub>	Write Command Hold Time (Test Mode)	10	—	10	—	10	—	10	—	ns		
56	t <sub>WH2RL2</sub>	t <sub>WRP</sub>	$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	10	—	10	—	10	—	10	—	ns		
57	t <sub>RL1WH2</sub>	t <sub>WRH</sub>	$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	10	—	10	—	10	—	10	—	ns		


**Notes:**

3. Eight Initialization Cycles are required following a 200 $\mu$ s pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles, CAS before RAS refresh Cycles.
4. AC measurements assume  $t_T=3$ ns. All AC parameters are measured with  $V_{IL}(\text{min.}) \geq V_{SS}$  and  $V_{IH}(\text{max.}) \leq V_{CC}$  and with a load equivalent to two TTL loads and 100pF.
5.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. Operation within the  $t_{RCD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
7. Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .
8. Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10.  $t_{OFF}(\text{max.})$  defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
11.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
12. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in read-modify-write cycles.
13. Access time is determined by the longer of  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$ .
14.  $t_{ASC} \geq t_{CP}$  to achieve  $t_{PC}(\text{min.})$  and  $t_{CPA}(\text{max.})$  values.
15.  $t_{REF}=128$ msec for Long Refresh version (L version).


READ CYCLE




**WRITE CYCLE (EARLY WRITE)**




WRITE CYCLE (OE-CONTROLLED WRITE)




**READ-MODIFY-WRITE CYCLE**




FAST PAGE MODE READ CYCLE




**FAST PAGE MODE EARLY WRITE CYCLE**



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




**RAS ONLY REFRESH CYCLE**



Note:  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  = Don't care.

 : High or Low

**CAS BEFORE RAS REFRESH CYCLE**




Note:  $\overline{\text{OE}}$ ,  $\text{A0-A9}$  = Don't care.


$\overline{\text{WE}}$  must be high at the falling edge of  $\overline{\text{RAS}}$  in order to prevent from entering test mode.

 : High or Low


HIDDEN REFRESH CYCLE (READ)



**HIDDEN REFRESH CYCLE (EARLY WRITE)**




**TEST MODE SET CYCLE ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE)**



■ The NN514400A/B has an 8 bit parallel Test Mode Function for reducing test time. In the Test Mode, memory configuration is 512K x 8 bits and the Column address A0 address is ignored.

- a. Entering the test mode:  
 The NN514400A/B test mode is entered by using the test mode set cycle ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle).
- b. Read/Write operation in test mode:  
 For Write cycle, data input from each I/O (I/O1~I/O4) is written to 2 bit memory cells (total 8bits) at the same time. During the read cycle, if the 2 bits of data are equal, then a "1" is output from each I/O. If there is a difference in the read data for a given 2 bit pair, a "0" will be output from that I/O.
- c. Exiting the test mode:  
 The NN514400A/B will exit the test mode by either a  $\overline{\text{RAS}}$  only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle with  $\overline{\text{WE}}$  "high".
- d. Refresh during test mode:  
 During test mode refresh must be executed by a normal Read cycle or a  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.

**SELF REFRESH MODE**



 : High or Low

■ The NN514400AL/BL version has a Self Refresh Mode.

**a. Entering the Self Refresh Mode:**

The NN514400AL/BL Self Refresh Mode is entered by using  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle with  $\overline{\text{WE}}$  " high " and holding  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  signal " low " longer than 300 $\mu\text{s}$ .

**b. Continuing the Self Refresh Mode:**

The Self Refresh Mode is continued by holding  $\overline{\text{RAS}}$  " low " after entering the Self Refresh Mode. It does not depend on  $\overline{\text{CAS}}$  being " high " or " low " after entering the Self Refresh Mode for to continue the Self Refresh Mode.

**c. Exiting the Self Refresh Mode:**

The NN514400AL/BL exits the Self Refresh Mode when the  $\overline{\text{RAS}}$  signal is brought " high ".

**ORDERING INFORMATION****NN514400XXX(X) - XX**

<b>SPEED</b>	45 : 45ns 50 : 50ns 60 : 60ns 70 : 70ns
<b>PACKAGE</b>	J : Plastic SOJ TT : Plastic TSOP TYPE II (Normal Bend) RR : Plastic TSOP TYPE II (Reverse Bend)
<b>VERSION</b>	BLANK : Standard Version L : Long Refresh Version 128ms Refresh
<b>DESIGN CODE</b>	A : NN514400A B : NN514400B
<b>MODE</b>	4400 : Fast Page 1M x 4