

DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



SAA3028

INFRARED REMOTE CONTROL TRANSCODER (RC-5)

GENERAL DESCRIPTION

The SAA3028 is intended for use in general purpose (RC-5) remote control systems. The main function of this integrated circuit is to convert RC-5 biphas coded signals into equivalent binary values. Two input circuits are available: one for RC-5 coded signals only; the other is selectable to accept (1) RC-5 coded signals only, or (2) RC-5 (extended) coded signals only. The input used is that at which an active code is first detected. Coded signals not in RC-5/RC-5(ext) format are rejected. Data input and output is by serial transfer, the output interface being compatible for I²C bus operation.

Features

- Converts RC-5 or RC-5(ext) biphas coded signals into binary equivalents
- Two data inputs, one fixed (RC-5), one selectable (RC-5/RC 5(ext))
- Rejects all codes not in RC-5/RC-5(ext) format
- I²C output interface capability
- Power-off facility
- Master/slave addressable for multi-transmitter/receiver applications in RC-5(ext) mode
- Power-on-reset for defined start-up

QUICK REFERENCE DATA

Supply voltage range	V _{DD}	4,5 to	5,5 V
Supply current (quiescent) at V _{DD} = 5,5 V; T _{amb} = 25 °C	I _{DD}	max.	200 μA
Operating ambient temperature range	T _{amb}	-25 to	+85 °C

PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38Z).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

PINNING

1	DAV	data valid output with open drain N-channel transistor
2	MA0	} master address inputs
3	MA1	
4	MA2	
5	RC5	data 2 input select
6	OSC1	oscillator input
7	OSCO	oscillator output
8	VSS	negative supply (ground)
9	SCL	} I ² C bus
10	SDA	
11	DATA 2	data 2 input
12	DATA 1	data 1 input
13	PO	power-off signal output with open drain N-channel transistor
14	ENB	enable input
15	SSB	set standby input
16	VDD	positive supply (+5 V)

FUNCTIONAL DESCRIPTION

Input function

The two data inputs are accepted into the buffer as follows:

- DATA 1. Only biphasse coded signals which conform to the RC-5 format are accepted at this input.
- DATA 2. This input performs according to the logic state of the select input RC5. When RC5 = HIGH, DATA 2 input will accept only RC-5 coded signals. When RC5 = LOW, DATA 2 input will accept only RC-5(ext) coded signals.

The input detector selects the input, DATA 1 or DATA 2, in which a HIGH to LOW transition is first detected. The selected input is then accepted by the buffer for code conversion. All signals received that are not in the RC-5 or RC-5(ext) format are rejected.

Formats of RC-5 and RC 5(ext) biphasse coded signals are shown in Figs 3 and 4 respectively; the codes commence from the left of the formats shown. The bit-times of the biphasse codes are defined in Fig. 5.




Fig. 3 RC-5 code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 4 RC-5(extended) code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 5 Biphase code definition: RC-5 bit-time = $2^7 \times T_{OSC} = 1,778$ ms (typical); RC-5(ext) bit-time = $2^6 \times T_{OSC} = 0,89$ ms (typical), where T_{OSC} = the oscillator period time.

FUNCTIONAL DESCRIPTION (continued)

More information is added to the input data held in the buffer in order to make it suitable for transmission via the I²C interface. The information now held in the buffer is as follows:

RC-5 buffer contents		RC-5(ext) buffer contents	
● data valid indicator	1 bit	● data valid indicator	1 bit
● format indicator	1 bit	● format indicator	1 bit
● input indicator	1 bit	● input indicator	1 bit
● control	1 bit	● master address	3 bits
● address data	5 bits	● control	8 bits
● command data	6 bits	● slave address	8 bits
		● data	8 bits

The information assembled in the buffer is subjected to the following controls before being made available at the I²C interface:

- ENB = HIGH Enables the set standby input SSB.
- SSB = LOW Causes power-off output PO to go HIGH.
- PO = HIGH This occurs when the set standby input SSB = LOW and allows the existing values in the buffer to be overwritten by the new binary equivalent values. After ENB = LOW, SSB is don't care.
- PO = LOW This occurs according to the type of code being processed, as follows:
 RC-5. When the binary equivalent value is transferred to the buffer.
 RC-5(ext). When the reset standby bit is active and the master address bits are equal in value to the MA0, MA1, MA2 inputs.
 At power-on, PO is reset to LOW.
- DAV = HIGH This occurs when the buffer contents are valid. If the buffer is not empty, or an output transfer is taking place, then the new binary values are discarded.

Output function

The data is assembled in the buffer in the format shown in Fig. 6 for RC-5 binary equivalent values, or in the format shown in Fig. 7 for RC-5(ext) binary equivalent values. The data is output serially, starting from the left of the formats shown in Figs 6 and 7.




Fig. 6 RC-5 binary equivalent value format.





Fig. 7 RC-5(ext) binary equivalent value format.

The output signal DAV, derived in the buffer from the data valid bit, is provided to facilitate use of the transcoder on an interrupt basis. This output is reset to LOW during power-on.

The I²C interface allows transmission on a bidirectional, two-wire I²C bus. The interface is a slave transmitter with a built-in slave address, having a fixed 7-bit binary value of 0100110. Serial output of the slave address onto the I²C bus starts from the left-hand bit.

Oscillator

The oscillator can comprise a ceramic resonator circuit as shown in Fig. 8. The typical frequency of oscillation is 455 kHz.



(1) Catalogue number of ceramic resonator: 2422 540 98008.

FUNCTIONAL DESCRIPTION (continued)

I²C bus transmission

Formats for I²C transmission in low and high speed modes are shown respectively in Figs 9 and 10.




Fig. 9 Format for transmission in I²C low speed mode.




Fig. 10 Format for transmission in I²C high speed mode.

Note to Figures 9 and 10

When R/\bar{W} bit = 0; the slave generates a NACK (negative acknowledge), leaves the data line HIGH and waits for a stop (P) condition.

When the receiver generates a NACK; the slave leaves the data line HIGH and waits for P (the slave acting as if all data has been transmitted).

When all data has been transmitted, the data line remains HIGH and the slave waits for P.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to V_{SS}	V_{DD}	-0,5 to	+15 V
Input voltage range	V_I	-0,5 to ($V_{DD}+0,5$) V*	
Input current	$\pm I_I$	max.	10 mA
Output voltage range	V_O	-0,5 to ($V_{DD}+0,5$) V*	
Output current	$\pm I_O$	max.	10 mA
Power dissipation output OSCO	P_O	max.	50 mW
Power dissipation per output (all other outputs)	P_O	max.	100 mW
Total power dissipation per package	P_{tot}	max.	200 mW
Operating ambient temperature range	T_{amb}	-25 to	+85 °C
Storage temperature range	T_{stg}	-55 to	+150 °C

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").



Purchase of Philips I²C components conveys a licence under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

* $V_{DD} \pm 0,5$ V not to exceed 15 V

CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = -25 \text{ to } 85 \text{ }^\circ\text{C}$ unless otherwise specified

parameter	V_{DD} (V)	symbol	min.	typ.	max.	unit
Supply voltage	—	V_{DD}	4,5	—	5,5	V
Supply current; quiescent at $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	I_{DD}	—	—	200	μA
Inputs						
MA0, MA1, MA2, DATA 1, DATA 2, RC5, SCL, ENB, SSB, OSC1						
Input voltage HIGH	4,5 to 5,5	V_{IH}	$0,7 \times V_{DD}$	—	V_{DD}	V
Input voltage LOW	4,5 to 5,5	V_{IL}	0	—	$0,3 \times V_{DD}$	V
Input leakage current at $V_I = 5,5 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	I_I	—	—	1	μA
Input leakage current at $V_I = 0 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$;	5,5	$-I_I$	—	—	1	μA
Outputs						
DAV, PO						
Output voltage LOW at $I_{OL} = 1,6 \text{ mA}$	4,5 to 5,5	V_{OL}	—	—	0,4	V
Output leakage current at $V_O = 5,5 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	I_{OR}	—	—	1	μA
OSCO						
Output voltage HIGH at $-I_{OH} = 0,2 \text{ mA}$	4,5 to 5,5	V_{OH}	$V_{DD} - 0,5$	—	—	V
Output voltage LOW at $I_{OL} = 0,3 \text{ mA}$	4,5 to 5,5	V_{OL}	—	—	0,4	V
Output leakage current at $T_{amb} = 25 \text{ }^\circ\text{C}$; $V_O = 5,5 \text{ V}$	5,5	I_{OR}	—	—	1	μA
$V_O = 0 \text{ V}$	5,5	I_{OR}	—	—	1	μA
SDO						
Output voltage LOW at $I_{OL} = 2 \text{ mA}$	4,5 to 5,5	V_{OL}	—	—	0,4	V
Output leakage current at $V_O = 5,5 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	I_{OR}	—	—	1	μA
Oscillator						
Max. oscillator frequency (Fig. 8)	4,75	f_{OSCI}	500	—	—	kHz