



MACRONIX
INTERNATIONAL Co., LTD.

MX25L1635D

MX25L1635D

DATASHEET

16M-BIT [x 1/x 2/x 4] CMOS MXSMIO™ (SERIAL MULTI I/O) FLASH MEMORY**FEATURES****GENERAL**

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 16M:16,777,216 x 1 bit structure or 8,388,608 x 2 bits (two I/O read mode) structure or 4,194,304 x 4 bits (four I/O read mode) structure
- 512 Equal Sectors with 4K byte each
 - Any Sector can be erased individually
- 32 Equal Blocks with 64K byte each
 - Any Block can be erased individually
- Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V

PERFORMANCE

- High Performance
 - Fast read
 - 1 I/O: 104MHz & 86MHz with 8 dummy cycles
 - 4 I/O: 75MHz with 6 dummy cycles
 - 2 I/O: 75MHz with 4 dummy cycles
 - Fast access time: 104MHz & 86MHz serial clock
 - Serial clock of four I/O read mode : 75MHz, which is equivalent to 300MHz
 - Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
 - Byte program time: 9us (typical)
 - Continuously program mode (automatically increase address under word program mode)
 - Fast erase time: 60ms (typ.)/sector (4K-byte per sector) ; 0.7s(typ.) /block (64K-byte per block); 14s(typ.) /chip
- Low Power Consumption
 - Low active read current: 25mA(max.) at 104MHz & 86MHz and 10mA(max.) at 33MHz
 - Low active programming current: 20mA (max.)
 - Low active erase current: 20mA (max.)
 - Low standby current: 20uA (max.)
- Typical 100,000 erase/program cycles
- 20 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- Advanced Security Features
 - Block lock protection
 - The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions
 - Additional 512-bit secured OTP for unique identifier
- Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector
 - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programmed should have page in the erased state first)
- Status Register Feature
- Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - Both REMS,REMS2 and REMS4 commands for 1-byte manufacturer ID and 1-byte device ID

HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
 - Hardware write protection or serial data Input/Output for 4 x I/O read mode
- NC/SIO3
 - NC pin or serial data Input/Output for 4 x I/O read mode
- PACKAGE
 - 16-pin SOP (300mil)
 - 8-land WSON (6x5mm)
 - 8-pin SOP (200mil)
 - **All devices are RoHS Compliant**

GENERAL DESCRIPTION

The MX25L1635D are 16,777,216 bit serial Flash memory, which is configured as 2,097,152 x 8 internally. When it is in two or four I/O read mode, the structure becomes 8,388,608 bits x 2 or 4,194,304 bits x 4. The MX25L1635D feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

The MX25L1635D provides sequential read operation on whole chip.

After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for Continuously program mode, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 20uA (typical:1uA) DC current.


The MX25L1635D utilizes Macronix proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

Table 1. Additional Feature Comparison


Additional Features Part Name	Protection and Security		Read Performance		Identifier				
	Flexible Block Protection (BP0-BP3)	512-bit secured OTP	2 I/O Read	4 I/O Read	RES (command: AB hex)	REMS (command: 90 hex)	REMS2 (command: EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)
MX25L1635D	V	V	V	V	24 (hex)	C2 24 (hex) (if ADD=0)	C2 24 (hex) (if ADD=0)	C2 24 (hex) (if ADD=0)	C2 24 15 (hex)
MX25L1605D	V	V	V		14 (hex)	C2 14 (hex) (if ADD=0)	C2 14 (hex) (if ADD=0)	X	C2 20 15 (hex)

PIN CONFIGURATIONS


16-PIN SOP (300mil)



8-PIN SOP (200mil)




8-LAND WSON (6x5mm)



PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SCLK	Clock Input
WP#/SIO2	Write protection: connect to GND or Serial Data Input & Output (for 4xI/O read mode)
NC/SIO3	NC pin (Not connect) or Serial Data Input & Output (for 4xI/O read mode)
VCC	+ 3.3V Power Supply
GND	Ground

BLOCK DIAGRAM



DATA PROTECTION

The MX25L1635D is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the standby mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
 - Power-up
 - Write Disable (WRDI) command completion
 - Write Status Register (WRSR) command completion
 - Page Program (PP) command completion
 - Sector Erase (SE) command completion
 - Block Erase (BE) command completion
 - Chip Erase (CE) command completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.

I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits. Please refer to table of "protected area sizes".
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the system goes into four I/O read mode, the feature of HPM will be disabled.

Table 2. Protected Area Sizes

Status bit				Protect Level
BP3	BP2	BP1	BP0	16Mb
0	0	0	0	0 (none)
0	0	0	1	1 (1block, protected block 31th)
0	0	1	0	2 (2blocks, protected block 30th-31th)
0	0	1	1	3 (4blocks, protected block 28th-31th)
0	1	0	0	4 (8blocks, protected block 24th-31th)
0	1	0	1	5 (16blocks, protected block 16th-31th)
0	1	1	0	6 (32blocks, protected all)
0	1	1	1	7 (32blocks, protected all)
1	0	0	0	8 (32blocks, protected all)
1	0	0	1	9 (32blocks, protected all)
1	0	1	0	10 (16blocks, protected block 0th-15th)
1	0	1	1	11 (24blocks, protected block 0th-23th)
1	1	0	0	12 (28blocks, protected block 0th-27th)
1	1	0	1	13 (30blocks, protected block 0th-29th)
1	1	1	0	14 (31blocks, protected block 0th-30th)
1	1	1	1	15 (32blocks, protected all)

II. Additional 512-bit secured OTP for unique identifier: to provide 512-bit one-time program area for setting device unique serial number - Which may be set by factory or system customer. Please refer to table 3. 512-bit secured OTP definition.

- Security register bit 0 indicates whether the chip is locked by factory or not.

- To program the 512-bit secured OTP by entering 512-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 512-bit secured OTP mode by writing EXSO command.

- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to table of "security register definition" for security register bit definition and table of "512-bit secured OTP definition" for address range definition.

- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 512-bit secured OTP mode, array access is not allowed.

Table 3. 512-bit Secured OTP Definition

Address range	Size	Standard Factory Lock	Customer Lock
xxxx00~xxxx0F	128-bit	ESN (electrical serial number)	Determined by customer
xxxx10~xxxx3F	384-bit	N/A	

Memory Organization

Table 4. Memory Organization


Block	Sector	Address Range	
31	511	1FF000h	1FFFFFFh
	:	:	:
30	496	1F0000h	1F0FFFFh
	495	1EF000h	1EFFFFFFh
29	:	:	:
	480	1E0000h	1E0FFFFh
28	479	1DF000h	1DFFFFFFh
	:	:	:
27	464	1D0000h	1D0FFFFh
	463	1CF000h	1CFFFFFFh
26	:	:	:
	448	1C0000h	1C0FFFFh
25	447	1BF000h	1BFFFFFFh
	:	:	:
24	432	1B0000h	1B0FFFFh
	431	1AF000h	1AFFFFFFh
23	:	:	:
	416	1A0000h	1A0FFFFh
22	415	19F000h	19FFFFFFh
	:	:	:
21	400	190000h	190FFFFh
	399	18F000h	18FFFFFFh
20	:	:	:
	384	180000h	180FFFFh
19	383	17F000h	17FFFFFFh
	:	:	:
18	368	170000h	170FFFFh
	367	16F000h	16FFFFFFh
17	:	:	:
	352	160000h	160FFFFh
16	351	15F000h	15FFFFFFh
	:	:	:
15	336	150000h	150FFFFh
	335	14F000h	14FFFFFFh
14	:	:	:
	320	140000h	140FFFFh
13	319	13F000h	13FFFFFFh
	:	:	:
12	304	130000h	130FFFFh
	303	12F000h	12FFFFFFh
11	:	:	:
	288	120000h	120FFFFh
10	287	11F000h	11FFFFFFh
	:	:	:
9	272	110000h	110FFFFh
	271	10F000h	10FFFFFFh
8	:	:	:
	256	100000h	100FFFFh

Block	Sector	Address Range	
15	255	0FF000h	0FFFFFFh
	:	:	:
14	240	0F0000h	0F0FFFFh
	239	0EF000h	0EFFFFFFh
13	:	:	:
	224	0E0000h	0E0FFFFh
12	223	0DF000h	0DFFFFFFh
	:	:	:
11	208	0D0000h	0D0FFFFh
	207	0CF000h	0CFFFFFFh
10	:	:	:
	192	0C0000h	0C0FFFFh
9	191	0BF000h	0BFFFFFFh
	:	:	:
8	176	0B0000h	0B0FFFFh
	175	0AF000h	0AFFFFFFh
7	:	:	:
	160	0A0000h	0A0FFFFh
6	159	09F000h	09FFFFFFh
	:	:	:
5	144	090000h	090FFFFh
	143	08F000h	08FFFFFFh
4	:	:	:
	128	080000h	080FFFFh
3	127	07F000h	07FFFFFFh
	:	:	:
2	112	070000h	070FFFFh
	111	06F000h	06FFFFFFh
1	:	:	:
	96	060000h	060FFFFh
0	95	05F000h	05FFFFFFh
	:	:	:
15	80	050000h	050FFFFh
	79	04F000h	04FFFFFFh
14	:	:	:
	64	040000h	040FFFFh
13	63	03F000h	03FFFFFFh
	:	:	:
12	48	030000h	030FFFFh
	47	02F000h	02FFFFFFh
11	:	:	:
	32	020000h	020FFFFh
10	31	01F000h	01FFFFFFh
	:	:	:
9	16	010000h	010FFFFh
	15	00F000h	00FFFFFFh
8	:	:	:
	2	002000h	002FFFFh
7	1	001000h	001FFFFh
	0	000000h	000FFFFh

DEVICE OPERATION

1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, all SO pins of this LSI should be High-Z.
3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.
4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as Figure 2.
5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST_READ, 2READ, 4READ, RES, REMS, REMS2 and REMS4 the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, 4PP, CP, RDP, DP, ENSO, EXSO, and WRSCUR, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.

Figure 1. Serial Modes Supported



Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

COMMAND DESCRIPTION

Table 5. Command Set

Command (byte)	WREN (write enable)	WRDI (write disable)	RDID (read identification)	RDSR (read status register)	WRSR (write status register)	READ (read data)	FAST READ (fast read data)	2READ (2 x I/O read command) Note1
1st byte	06 (hex)	04 (hex)	9F (hex)	05 (hex)	01 (hex)	03 (hex)	0B (hex)	BB (hex)
2nd byte					Values	AD1 (A23-A16)	AD1	ADD(2)
3rd byte						AD2 (A15-A8)	AD2	ADD(2) & Dummy(2)
4th byte						AD3 (A7-A0)	AD3	
5th byte							Dummy	
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out the values of the status register	to write new values of the status register	n bytes read out until CS# goes high	n bytes read out until CS# goes high	n bytes read out by 2 x I/O until CS# goes high

Command (byte)	4READ (4 x I/O read command) Note1	4PP (quad page program)	SE (sector erase)	BE (block erase)	CE (chip erase)	PP (page program)	CP (continuously program mode)	DP (Deep power down)
1st byte	EB (hex)	38 (hex)	20 (hex)	D8 (hex)	60 or C7 (hex)	02 (hex)	AD (hex)	B9 (hex)
2nd byte	ADD(4) & Dummy(4)	AD1	AD1	AD1		AD1	AD1	
3rd byte	ADD(4)		AD2	AD2		AD2	AD2	
4th byte			AD3	AD3		AD3	AD3	
Action	n bytes read out by 4 x I/O until CS# goes high	quad input to program the selected page	to erase the selected sector	to erase the selected block	to erase whole chip	to program the selected page	continuously program whole chip, the address is automatically increase	enters deep power down mode

Command (byte)	RDP (Release from deep power down)	RES (read electronic ID)	Release Read Enhanced	REMS (read electronic manufacturer & device ID)	REMS2 (read ID for 2x I/O mode)	REMS4 (read ID for 4x I/O mode)	ENSO (enter secured OTP)	EXSO (exit secured OTP)
1st byte	AB (hex)	AB (hex)	FFh (hex)	90 (hex)	EF (hex)	DF (hex)	B1 (hex)	C1 (hex)
2nd byte		x	x	x	x	x		
3rd byte		x	x	x	x	x		
4th byte		x	x	ADD (Note 2)	ADD (Note 2)	ADD (Note 2)		
Action	release from deep power down mode	to read out 1-byte Device ID	All these commands FFh, 00h, AAh or 55h will escape the performance enhance mode	output the Manufacturer ID & Device ID	output the Manufacturer ID & Device ID	output the Manufacturer ID & Device ID	to enter the 512-bit secured OTP mode	to exit the 512-bit secured OTP mode

Command (byte)	RDSCUR (read security register)	WRSCUR (write security register)	ESRY (enable SO to output RY/ BY#)	DSRY (disable SO to output RY/ BY#)
1st byte	2B (hex)	2F (hex)	70 (hex)	80 (hex)
2nd byte				
3rd byte				
4th byte				
Action	to read value of security register	to set the lock-down bit as "1" (once lock-down, cannot be update)	to enable SO to output RY/ BY# during CP mode	to disable SO to output RY/ BY# during CP mode

Note 1: The count base is 4-bit for ADD(2) and Dummy(2) because of 2 x I/O. And the MSB is on SI/SIO1 which is different from 1 x I/O condition.

Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 3: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

(1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, CP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→CS# goes high. (see Figure 9)

(2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high. (see Figure 10)

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Quad Page Program (4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion
- Continuously program mode (CP) instruction completion

(3) Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 24(hex) as the first-byte device ID, and the individual device ID of second-byte ID are listed as table of "ID Definitions". (see table 7 in page 26)

The sequence of issuing RDID instruction is: CS# goes low→sending RDID instruction code→24-bits ID data out on SO→ to end RDID operation can use CS# to high at any time during data out. (see Figure 11.)

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

(4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→sending RDSR instruction code→Status Register data out on SO (see Figure 12)

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored and not affect value of WEL bit if it is applied to a protected memory area.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area(as defined in table 1) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

QE bit. The Quad Enable (QE) bit, non-volatile bit, performs Quad when it is reset to "0" (factory default) to enable WP# or is set to "1" to enable Quad SIO2 and SIO3.

SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, which is set to "0" (factory default). The SRWD bit is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.

Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disable	1=Quad Enable 0=not Quad Enable	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: see the table 2 "Protected Area Size" in page 11.

(5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in table 1). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the statur register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low→sending WRSR instruction code→Status Register data on SI→ CS# goes high. (see Figure 13)

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Table 6. Protection Modes

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

Note:

- As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in Table 1.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

If the system goes into four I/O read mode, the feature of HPM will be disabled.

(6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency f_R . The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low→ sending READ instruction code→ 3-byte address on SI→data out on SO→to end READ operation can use CS# to high at any time during data out. (see Figure 14)

(7) Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency f_C . The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST_READ instruction is: CS# goes low→sending FAST_READ instruction code→ 3-byte address on SI→1-dummy byte address on SI→data out on SO→ to end FAST_READ operation can use CS# to high at any time during data out. (see Figure 15)

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(8) 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits(interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency f_T . The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low→ sending 2READ instruction→ 24-bit address interleave on SIO1 & SIO0→4 dummy cycles on SIO1 & SIO0→data out interleave on SIO1 & SIO0→ to end 2READ operation can use CS# to high at any time during data out (see Figure 16 for 2 x I/O Read Mode Timing Waveform).

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(9) 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency f_Q . The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low → sending 4READ instruction → 24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 → 6 dummy cycles → data out interleave on SIO3, SIO2, SIO1 & SIO0 → to end 4READ operation can use CS# to high at any time during data out (see Figure 17 for 4 x I/O Read Mode Timing Waveform).

Another sequence of issuing 4 READ instruction especially useful in random access is : CS# goes low → sending 4 READ instruction → 24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 → performance enhance toggling bit P[7:0] → 4 dummy cycles → data out interleave on SIO3, SIO2, SIO1 and SIO0 till CS# goes high → CS# goes low (reduce 4 Read instruction) → 24-bit random access address (see figure 18 for 4x I/O read enhance performance mode timing waveform).

In the performance-enhancing mode (Note of Figure. 18), P[7:4] must be toggling with P[3:0] ; likewise P[7:0]=A5h,5Ah,F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh,00h,AAh or 55h. And afterwards CS# is raised or issuing FF command (CS# goes high → CS# goes low → sending 0xFF → CS# goes high) instead of no toggling, the system then will escape from performance enhance mode and return to normal operation. In these cases, $t_{SHSL}=15\text{ns}(\text{min})$ will be specified.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(10) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see table 3) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the eighth bit of last address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low → sending SE instruction code → 3-byte address on SI → CS# goes high. (see Figure 22)

The self-timed Sector Erase Cycle time (t_{SE}) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the t_{SE} timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

(11) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see table 3) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the eighth bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low → sending BE instruction code → 3-byte address on SI → CS# goes high. (see Figure 23)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

(12) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary (the eighth bit of address byte been latched-in), otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low → sending CE instruction code → CS# goes high. (see Figure 24)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP3, BP2, BP1, BP0 all set to "0".

(13) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: CS# goes low → sending PP instruction code → 3-byte address on SI → at least 1-byte on data on SI → CS# goes high. (see Figure 19)

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary (the eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in

Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

(14) 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programmer performance and the effectiveness of application of lower clock less than 50MHz. For system with faster clock, the Quad page program cannot provide more actual favors, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to 50MHz below. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low→sending 4PP instruction code→3-byte address on SIO[3:0]→ at least 1-byte on data on SIO[3:0]→ CS# goes high. (see Figure 20)

(15) Continuously program mode (CP mode)

The CP mode may enhance program performance by automatically increasing address to the next higher address after each byte data has been programmed.

The Continuously program (CP) instruction is for multiple byte program to Flash. A write Enable (WREN) instruction must execute to set the Write Enable Latch(WEL) bit before sending the Continuously program (CP) instruction. CS# requires to go high before CP instruction is executing. After CP instruction and address input, two bytes of data is input sequentially from MSB(bit7) to LSB(bit0). The first byte data will be programmed to the initial address range with A0=0 (or A0=1) and second byte data with A0=1 (or A0=0). If only one byte data is input, the CP mode will not process. If more than two bytes data are input, the additional data will be ignored and only two byte data are valid. The CP program instruction will be ignored and not affect the WEL bit if it is applied to a protected memory area. Any byte to be programmed should be in the erase state (FF) first. It will not roll over during the CP mode, once the last unprotected address has been reached, the chip will exit CP mode and reset write Enable Latch bit (WEL) as "0" and CP mode bit as "0". Please check the WIP bit status if it is not in write progress before entering next valid instruction. During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex). And the WRDI command is valid after completion of a CP programming cycle, which means the WIP bit=0.

The sequence of issuing CP instruction is : CS# high to low → sending CP instruction code →3-byte address on SI pin→ two data bytes on SI→CS# goes high to low→ sending CP instruction and then continue two data bytes are programmed → CS# goes high to low→ till last desired two data bytes are programmed→CS# goes high to low -> sending WRDI (Write Disable) instruction to end CP mode → send RDSR instruction to verify if CP mode word program ends, or send RDSCUR to check bit4 to verify if CP mode ends. (see Figure21 of CP mode timing waveform)

Three methods to detect the completion of a program cycle during CP mode:

- 1) Software method-I: by checking WIP bit of Status Register to detect the completion of CP mode.
- 2) Software method-II: by waiting for a tBP time out to determine if it may load next valid command or not.
- 3) Hardware method: by writing ESRY (enable SO to output RY/BY#) instruction to detect the completion of a program cycle during CP mode. The ESRY instruction must be executed before CP mode execution. Once it is enable in CP mode, the CS# goes low will drive out the RY/BY# status on SO, "0" indicates busy stage, "1" indicates ready stage, SO pin outputs tri-state if CS# goes high. DSRY (disable SO to output RY/BY#) instruction to disable the SO to output RY/BY# and return to status register data output during CP mode. Please note that the ESRY/DSRY command are not accepted unless the completion of CP mode.

(16) Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low→sending DP instruction code→ CS# goes high. (see Figure 25)

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction. (those instructions allow the ID being reading out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode.

(17) Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in Table 10.AC Characteristics. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions in next page. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

The sequence is shown as Figure 26,27. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

(18) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)

The REMS, REMS2 & REMS4 instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID. The REMS4 instruction is recommended to use for 4 I/O identification and REMS2 instruction is recommended to use for 2 I/O identification.

The REMS, REMS2 & REMS4 instruction is very similar to the Release from Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" or "EFh" or "DFh" followed by

two dummy bytes and one bytes address (A7~A0). After which, the Manufacturer ID for MXIC (C2h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in figure 28. The Device ID values are listed in Table 7 of ID Definitions in next page. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

Table 7. ID Definitions

RDID Command	manufacturer ID	memory type	memory density
	C2	24	15
RES Command	electronic ID		
	24		
REMS/REMS2/REMS4/ Command	manufacturer ID	device ID	
	C2	24	

(19) Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 512-bit secured OTP mode. The additional 512-bit secured OTP is independent from main array, which may use to store unique serial number for system identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low→sending ENSO instruction to enter Secured OTP mode→CS# goes high.

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

(20) Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 512-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low→sending EXSO instruction to exit Secured OTP mode→CS# goes high.

(21) Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is : CS# goes low→ send ing RDSCUR instruction -> Security Register data out on SO→CS# goes high.

The definition of the Security Register bits is as below:

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex- factory or not. When it is "0", it indicates non- factory lock; "1" indicates factory- lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 512-bit Secured OTP area cannot be update any more. While it is in 512-bit secured OTP mode, main array access is not allowed.

Continuously Program Mode(CP mode) bit. The Continuously Program Mode bit indicates the status of CP mode, "0" indicates not in CP mode; "1" indicates in CP mode.

Table 8. Security Register Definition

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
x	x	x	Continuously Program mode (CP mode)	x	x	LDSO (indicate if lock-down)	Secured OTP indicator bit
reserved	reserved	reserved	0=normal Program mode 1=CP mode (default=0)	reserved	reserved	0 = not lock-down 1 = lock-down (cannot program/erase OTP)	0 = non-factory lock 1 = factory lock
volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	non-volatile bit	non-volatile bit

(22) Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. Unlike write status register, the WREN instruction is not required before sending WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 512-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low→sending WRSCUR instruction→CS# goes high.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The read, write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL.

Please refer to the figure of "power-up timing".

Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

RATING		VALUE
Ambient Operating Temperature	Industrial grade	-40°C to 85°C
Storage Temperature		-55°C to 125°C
Applied Input Voltage		-0.5V to 4.6V
Applied Output Voltage		-0.5V to 4.6V
VCC to Ground Potential		-0.5V to 4.6V

NOTICE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
2. Specifications contained within the following tables are subject to change.
3. During voltage transitions, all pins may overshoot Vss to -2.0V and Vcc to +2.0V for periods up to 20ns, see Figure 2, 3.

Figure 2. Maximum Negative Overshoot Waveform





Figure 3. Maximum Positive Overshoot Waveform



CAPACITANCE TA = 25°C, f = 1.0 MHz

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V

Figure 4. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




Figure 5. OUTPUT LOADING




Table 9. DC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, VCC = 2.7V ~ 3.6V)

SYMBOL	PARAMETER	NOTES	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
ILI	Input Load Current	1			± 2	uA	VCC = VCC Max, VIN = VCC or GND
ILO	Output Leakage Current	1			± 2	uA	VCC = VCC Max, VIN = VCC or GND
ISB1	VCC Standby Current	1		1	20	uA	VIN = VCC or GND, CS# = VCC
ISB2	Deep Power-down Current			1	20	uA	VIN = VCC or GND, CS# = VCC
ICC1	VCC Read	1			25	mA	f=86MHz and 104MHz, fQ=75MHz (4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open
					20	mA	fT=75MHz (2 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open
					10	mA	f=33MHz, SCLK=0.1VCC/0.9VCC, SO=Open
ICC2	VCC Program Current (PP)	1			20	mA	Program in Progress, CS# = VCC
ICC3	VCC Write Status Register (WRSR) Current				20	mA	Program status register in progress, CS#=VCC
ICC4	VCC Sector Erase Current (SE)	1			20	mA	Erase in Progress, CS#=VCC
ICC5	VCC Chip Erase Current (CE)	1			20	mA	Erase in Progress, CS#=VCC
VIL	Input Low Voltage		-0.5		0.3VCC	V	
VIH	Input High Voltage		0.7VCC		VCC+0.4	V	
VOL	Output Low Voltage				0.4	V	IOL = 1.6mA
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA

Notes :

1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).
2. Typical value is calculated by simulation.

Table 10. AC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, VCC = 2.7V ~ 3.6V)

Symbol	Alt.	Parameter	Min.	Typ.	Speed Option		Unit
					1635D-12G	1635D-10G	
					Max.	Max.	
fSCLK	fC	Clock Frequency for the following instructions: FAST_READ, SE, BE, CE, DP, RES, RDP, WREN, WRDI, RDID, RDSR, WRSR	D.C.		86	104	MHz
fPCLK	fP	Clock Frequency for PP instructions	D.C.		86	86	MHz
	f4P	Clock Frequency for 4PP instructions	2.7V-3.6V	D.C.	50	50	MHz
3.0V-3.6V			D.C.	68	68	MHz	
fRCLK	fR	Clock Frequency for READ instructions			33	33	MHz
fTCLK	fT	Clock Frequency for 2READ instructions			75	75	MHz
	fQ	Clock Frequency for 4READ instructions			75	75	MHz
tCH(1)	tCLH	Clock High Time (1635D-12G)	fC=86MHz	5.5			ns
			fR=33MHz	13			ns
tCL(1)	tCLL	Clock Low Time (1635D-12G)	fC=86MHz	5.5			ns
			fR=33MHz	13			ns
tCH(1)	tCLH	Clock High Time (1635D-10G)	fC=104MHz	4.7			ns
			fR=33MHz	13			ns
tCL(1)	tCLL	Clock Low Time (1635D-10G)	fC=104MHz	4.7			ns
			fR=33MHz	13			ns
tCLCH(2)		Clock Rise Time (3) (peak to peak)	0.1				V/ns
tCHCL(2)		Clock Fall Time (3) (peak to peak)	0.1				V/ns
tSLCH	tCSS	CS# Active Setup Time (relative to SCLK)	5				ns
tCHSL		CS# Not Active Hold Time (relative to SCLK)	5				ns
tDVCH	tDSU	Data In Setup Time	2				ns
tCHDX	tDH	Data In Hold Time	5				ns
tCHSH		CS# Active Hold Time (relative to SCLK)	5				ns
tSHCH		CS# Not Active Setup Time (relative to SCLK)	5				ns
tSHSL(3)	tCSH	CS# Deselect Time	Read	15			ns
			Write/Erase/Program	50			ns
tSHQZ(2)	tDIS	Output Disable Time	2.7V-3.6V		10	10	ns
			3.0V-3.6V		8	8	ns
tCLQV	tV	Clock Low to Output Valid Loading: 30pF/15pF	2.7V-3.6V		10/8	10/8	ns
			3.0V-3.6V		8/6	8/6	ns
tCLQX	tHO	Output Hold Time	0				ns
tWHSL		Write Protect Setup Time	20				ns
tSHWL		Write Protect Hold Time	100				ns
tDP(2)		CS# High to Deep Power-down Mode			10	10	us
tRES1(2)		CS# High to Standby Mode without Electronic Signature Read			8.8	8.8	us
tRES2(2)		CS# High to Standby Mode with Electronic Signature Read			8.8	8.8	us
tW		Write Status Register Cycle Time		40	100	100	ms
tBP		Byte-Program		9	300	300	us
tPP		Page Program Cycle Time		1.4	5	5	ms
tSE		Sector Erase Cycle Time		60	300	300	ms
tBE		Block Erase Cycle Time		0.7	2	2	s
tCE		Chip Erase Cycle Time		14	30	30	s

Notes:

1. tCH + tCL must be greater than or equal to 1/ f (fC or fR).
2. Value guaranteed by characterization, not 100% tested in production.
3. tSHSL=15ns from read instruction, tSHSL=50ns from Write/Erase/Program instruction.
4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
5. Test condition is shown as Figure 4, 5.

Timing Analysis

Figure 6. Serial Input Timing




Figure 7. Output Timing




Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1




Figure 9. Write Enable (WREN) Sequence (Command 06)




Figure 10. Write Disable (WRDI) Sequence (Command 04)




Figure 11. Read Identification (RDID) Sequence (Command 9F)




Figure 12. Read Status Register (RDSR) Sequence (Command 05)




Figure 13. Write Status Register (WRSR) Sequence (Command 01)




Figure 14. Read Data Bytes (READ) Sequence (Command 03)




Figure 15. Read at Higher Speed (FAST_READ) Sequence (Command 0B)






Figure 16. 2 x I/O Read Mode Sequence (Command BB)



Note:

1. SI/SIO0 or SO/SIO1 should be kept "00" or "11" in the first 2 dummy cycles. In other words, P2=P0 or P3=P1 is necessary.

Figure 17. 4 x I/O Read Mode Sequence (Command EB)



Note:

1. Hi-impedance is inhibited for the two clock cycles.
2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) is inhibited.

Figure 18. 4 x I/O Read enhance performance Mode Sequence (Command EB)




Figure 19. Page Program (PP) Sequence (Command 02)




Figure 20. 4 x I/O Page Program (4PP) Sequence (Command 38)






Figure 21. Continously Program (CP) Mode Sequence with Hardware Detection (Command AD)




Note: (1) During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex).
 (2) Once an internal programming operation begins, CS# goes low will drive the status on the SO pin and CS# goes high will return the SO pin to tri-state.
 (3) To end the CP mode, either reaching the highest unprotected address or sending Write Disable (WRDI) command (04 hex) may achieve it and then it is recommended to send RDSCUR command (2B hex) to verify if CP mode is ended

Figure 22. Sector Erase (SE) Sequence (Command 20)




Note: SE command is 20(hex).

Figure 23. Block Erase (BE) Sequence (Command D8)



Note: BE command is D8(hex).

Figure 24. Chip Erase (CE) Sequence (Command 60 or C7)



Note: CE command is 60(hex) or C7(hex).

Figure 25. Deep Power-down (DP) Sequence (Command B9)




Figure 26. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command AB)




Figure 27. Release from Deep Power-down (RDP) Sequence (Command AB)






Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)



Notes:

- (1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first
- (2) Instruction is either 90(hex) or EF(hex) or DF(hex).

Figure 29. Power-up Timing



Note: VCC (max.) is 3.6V and VCC (min.) is 2.7V.

Table 11. Power-Up Timing

Symbol	Parameter	Min.	Max.	Unit
tVSL(1)	VCC(min) to CS# low	200		us

Note: 1. The parameter is characterized only.

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

RECOMMENDED OPERATING CONDITIONS

At Device Power-Up

AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up (e.g. Vcc and CS# ramp up simultaneously). If the timing in the figure is ignored, the device may not operate correctly.




Figure A. AC Timing at Device Power-Up

Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1	5	500000	us/V

Notes :

1. The value is guaranteed by characterization, not 100% tested in production.
2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "AC CHARACTERISTICS" table.

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	Min.	TYP. (1)	Max. (2)	UNIT
Write Status Register Cycle Time		40	100	ms
Sector Erase Cycle Time		60	300	ms
Block Erase Cycle Time		0.7	2	s
Chip Erase Cycle Time		14	30	s
Byte Program Time (via page program command)		9	300	us
Page Program Cycle Time		1.4	5	ms
Erase/Program Cycle		100,000		cycles

Note:

1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checker board pattern.
2. Under worst conditions of 85°C and 2.7V.
3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.

DATA RETENTION

PARAMETER	Condition	Min.	Max.	UNIT
Data retention	55°C	20		years


LATCH-UP CHARACTERISTICS

	MIN.	MAX.
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.		

ORDERING INFORMATION


PART NO.	CLOCK (MHz)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (uA)	TEMPERATURE	PACKAGE	Remark
MX25L1635DMI-12G	86	25	20	-40°C~85°C	16-SOP	RoHS Compliant
MX25L1635DM2I-12G	86	25	20	-40°C~85°C	8-SOP (200mil)	RoHS Compliant
MX25L1635DZNI-10G	104	25	20	-40°C~85°C	8-WSON (6x5mm)	RoHS Compliant
MX25L1635DM2I-10G	104	25	20	-40°C~85°C	8-SOP (200mil)	RoHS Compliant

PART NAME DESCRIPTION



PACKAGE INFORMATION

Doc. Title: Package Outline for SOP 16L (300MIL)




Dimensions (inch dimensions are derived from the original mm dimensions)


SYMBOL		A	A1	A2	b	C	D	E	E1	e	L	L1	S	Θ
UNIT														
mm	Min.	---	0.10	2.34	0.36	0.20	10.10	10.10	7.42	--	0.40	1.31	0.51	0
	Nom.	---	0.20	2.39	0.41	0.25	10.30	10.30	7.52	1.27	0.84	1.44	0.64	5
	Max.	2.65	0.30	2.44	0.51	0.30	10.50	10.50	7.60	--	1.27	1.57	0.77	8
Inch	Min.	---	0.004	0.092	0.014	0.008	0.397	0.397	0.292	--	0.016	0.052	0.020	0
	Nom.	---	0.008	0.094	0.016	0.010	0.405	0.405	0.296	0.050	0.033	0.057	0.025	5
	Max.	0.104	0.012	0.096	0.020	0.012	0.413	0.413	0.299	--	0.050	0.062	0.030	8

Dwg. No.	Revision	Reference			
		JEDEC	EIAJ		
6110-1402	9	MS-013			


Title: Package Outline for WSON 8L (6x5x0.8MM, LEAD PITCH 1.27MM)



TOP VIEW



SIDE VIEW



BOTTOM VIEW

Dimensions (inch dimensions are derived from the original mm dimensions)


*1 : This package has exposed metal pad underneath the package , it can't contact to metal trace or pad on board.

*2 : The exposed pad size must not violate the min. metal separation requirement, 0.2mm with terminals.

SYMBOL		A	A1	A2	b	D	D1	E	E1	L	e	y
UNIT												
mm	Min.	0.70	---	—	0.35	5.90	3.30	4.90	3.90	0.50	---	0.00
	Nom.	—	---	0.20	0.40	6.00	3.40	5.00	4.00	0.60	1.27	—
	Max.	0.80	0.05	—	0.48	6.10	3.50	5.10	4.10	0.75	—	0.08
Inch	Min.	0.028	---	—	0.014	0.232	0.129	0.193	0.154	0.020	---	0.00
	Nom.	—	---	0.008	0.016	0.236	0.134	0.197	0.157	0.024	0.05	—
	Max.	0.032	0.002	—	0.019	0.240	0.138	0.201	0.161	0.030	---	0.003

DWG.NO.	REVISION	REFERENCE			ISSUE DATE
		JEDEC	EIAJ		
6110-3401	4	MO-220			2007/09/20

Doc. Title: Package Outline for SOP 8L 200MIL (official name - 209MIL)



Dimensions (inch dimensions are derived from the original mm dimensions)

SYMBOL		A	A1	A2	b	C	D	E	E1	e	L	L1	S	θ
UNIT														
mm	Min.	---	0.05	1.70	0.36	0.19	5.13	7.70	5.18	---	0.50	1.21	0.62	0
	Nom.	---	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	0.65	1.31	0.74	5
	Max.	2.16	0.20	1.91	0.51	0.25	5.33	8.10	5.38	---	0.80	1.41	0.88	8
Inch	Min.	---	0.002	0.067	0.014	0.007	0.202	0.303	0.204	---	0.020	0.048	0.024	0
	Nom.	---	0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	0.029	5
	Max.	0.085	0.008	0.075	0.020	0.010	0.210	0.319	0.212	---	0.031	0.056	0.035	8

Dwg. No.	Revision	Reference			
		JEDEC	EIAJ		
6110-1406	2				

REVISION HISTORY

Revision No.	Description	Page	Date
1.0	1. Removed "Advanced Information" on page 1	P1	FEB/27/2008
1.1	1. Corrected wording	P10,18,19	APR/18/2008
	2. Added the description of SRWD bit for factory default	P16	
1.2	1. Correct typo	P13,19,20	APR/24/2008
1.3	1. Changed tSHSL spec from 30/50ns to 15/50ns	P29	JUL/08/2008
	2. Modified the performance enhance mode reset function description	P19,35	
	3. Added 8-SOP 104MHz solution	P5,27,28,29, P43,44	
	4. Changed tCH/tCL spec from 5.5/5.5 (ns) to 5/5 (ns)	P29	
1.4	1. tCH(1), tCL(1) change from 5ns to 4.8ns	P29	AUG/06/2008
	2. Added "Release Read Enhance mode" in cmd set table	P14	
	3. Rewrite 4xI/O Read performance enhance mode process flow description	P19	
	4. Modified figure 2 & 3 waveform	P26	
1.5	1. Revised sector erase time spec from 90ms(typ.) to 60ms(typ.)	P5,42	OCT/01/2008
	2. Revised sector erase time spec from 120ms(max.) to 300ms(max.)	P29	
	3. Revised block erase time spec from 1s(typ.) to 0.7s(typ.)	P29	
1.6	1. Removed 8-pin SOP (150mil)	P6,8,43,44	DEC/24/2008
1.7	1. Removed "Low Vcc write inhibit" function	P5,6, 8,10,26 P41	MAR/30/2009
	2. Changed tCH/tCL spec from 4.8/4.8(ns) to 4.7/4.7(ns)	P30	
	3. Upgraded 2 I/O Fast Read from 75MHz to 84MHz, 4 I/O Fast Read from 75MHz to 80MHz	P7,28,30	
	4. Revised data retention from 10 years to 20 years		
	5. Added trademark: MXSMIO™	P5	
1.8	1. Removed 84MHz for 2 x I/O and 80MHz for 4 x I/O option	P5,28~30,44	APR/29/2009
	2. Added tCH, tCL spec for normal read	P30	
1.9	1. Changed wrong AC timing spec tC as tW	P30	SEP/08/2009
	2. Removed loading from clock rate	P5,28,30	
	3. Added fPSCLK into table 10	P30	
2.0	1. Added 4PP frequency spec.	P30	NOV/24/2009
	2. Added wording "Vcc CS# ramp up simultaneously" under Device Power-Up	P42	
	3. Changed tVR spec from 20us/V(min.) to 5us/V(min.)	P42	
2.1	1. Modified Figure 16. 2 x I/O Read Mode Sequence (Command BB)	P35	DEC/03/2010
	2. Modified description for RoHS compliance	P6,44,45	
2.2	1. Updated 4PP program frequency	P22,30	APR/26/2011



MACRONIX
INTERNATIONAL Co., LTD.

MX25L1635D

Except for customized products which has been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2007~2011. All rights reserved.

Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, NBit, NBit, Macronix NBit, eLiteFlash, XtraROM, Phines, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE are trademarks or registered trademarks of Macronix International Co., Ltd. The names and brands of other companies are for identification purposes only and may be claimed as the property of the respective companies.

For the contact and order information, please visit Macronix's Web site at: <http://www.macronix.com>