

RoHS Compliant Product

**Description**




The SSG9575 provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.

The SOP-8 is universally preferred for all commercial industrial surface mount application and suited for low voltage applications such as DC/DC converters.

**Features**

- \* Low on-resistance
- \* Simple drive requirement
- \* Fast switching characteristic

**SOP-8**



**Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	-60	V
Gate-Source Voltage	V <sub>GS</sub>	±25	V
Continuous Drain Current <sup>3</sup>	I <sub>D</sub> @T <sub>A</sub> =25 °C	-4	A
Continuous Drain Current <sup>3</sup>	I <sub>D</sub> @T <sub>A</sub> =70 °C	-3.2	A
Pulsed Drain Current <sup>1</sup>	I <sub>DM</sub>	-20	A
Total Power Dissipation	P <sub>D</sub> @T <sub>A</sub> =25 °C	3	W
Linear Derating Factor		0.02	W/°C
Operating Junction and Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55~+150	°C

**Thermal Data**

Parameter	Symbol	Ratings	Unit
Thermal Resistance Junction-ambient	R <sub>thj-a</sub>	50	°C/W

**Electrical Characteristics( T<sub>j</sub>=25°C Unless otherwise specified)**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	-60	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA
Breakdown Voltage Temp. Coefficient	ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	-0.04	-	V/°C	Reference to 25 °C, I <sub>D</sub> =-1mA
Gate Threshold Voltage	V <sub>GS(th)</sub>	-1.0	-	-3.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA
Gate-Source Leakage Current	I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±25V
Drain-Source Leakage Current (T <sub>j</sub> =25°C)	I <sub>DSS</sub>	-	-	-1	uA	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0
Drain-Source Leakage Current (T <sub>j</sub> =70°C)		-	-	-25	uA	V <sub>DS</sub> =-48V, V <sub>GS</sub> =0
Static Drain-Source On-Resistance <sup>2</sup>	R <sub>DS(ON)</sub>	-	-	90	mΩ	V <sub>GS</sub> =-10V, I <sub>D</sub> =-4A
		-	-	120		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3A
Total Gate Charge <sup>2</sup>	Q <sub>g</sub>	-	18	28	nC	I <sub>D</sub> =-4A V <sub>DS</sub> =-48V V <sub>GS</sub> =-4.5V
Gate-Source Charge	Q <sub>gs</sub>	-	5	-		
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>	-	7	-		
Turn-on Delay Time <sup>2</sup>	T <sub>d(ON)</sub>	-	12	-	nS	V <sub>DD</sub> =-30V I <sub>D</sub> =-1A V <sub>GS</sub> =-10V R <sub>G</sub> =3.3Ω R <sub>D</sub> =30Ω
Rise Time	T <sub>r</sub>	-	5	-		
Turn-off Delay Time	T <sub>d(OFF)</sub>	-	68	-		
Fall Time	T <sub>f</sub>	-	32	-		
Input Capacitance	C <sub>iss</sub>	-	1745	2790	pF	V <sub>GS</sub> =0V V <sub>DS</sub> =-25V f=1.0MHz
Output Capacitance	C <sub>oss</sub>	-	165	-		
Reverse Transfer Capacitance	C <sub>rss</sub>	-	125	-		
Forward Transconductance	G <sub>fs</sub>	-	7	-	S	V <sub>DS</sub> =-10V, I <sub>D</sub> =-4A

**Source-Drain Diode**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Forward On Voltage <sup>2</sup>	V <sub>SD</sub>	-	-	-1.2	V	I <sub>S</sub> =-2A, V <sub>GS</sub> =0V.
Reverse Recovery Time <sup>2</sup>	T <sub>rr</sub>	-	56	-	nS	I <sub>S</sub> =-4A, V <sub>GS</sub> =0V di/dt=100A/us
Reverse Recovery Charge	Q <sub>rr</sub>	-	146	-	nC	

Notes: 1.Pulse width limited by safe operating area.

2.Pulse width ≤300us, dutycycle ≤2%.

3.Surface mounted on 1 inch<sup>2</sup> copper pad of FR4 board; 135°C/W when mounted on min. copper pad.

### Characteristics Curve




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristics of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Circuit




Fig 12. Gate Charge Waveform