

# MN3010

## DUAL 512-STAGE LOW NOISE BBD

### General Description

The MN3010 is a dual 512-stage low noise BBD having a wide dynamic range and low distortion characteristics. The device contains two identical BBD's on a single chip with independent input, output and clock terminals as well as common power supply terminals. Each 512-stage BBD provides a signal delay of up to 25.6msec. The two identical BBD's on a same chip offer uniform characteristics and space saving advantage when they are used in parallel or series connection.

### Features:


- Wide range of variable delay time:
  - 2.56~25.6msec. (512-stage)
  - 5.12~51.2msec. (512×2-stage)
- Clock component cancellation capability.
- No insertion loss:  $L_i \approx 0$  dB typ.
- Wide dynamic range:  $S/N \approx 85$ dB typ.
- Wide frequency response:  $f_i < 12$ kHz.
- Total harmonic distortion:  $THD = 0.4\%$  typ. ( $V_i = 0.78V_{rms}$ )
- Clock frequency range: 10~100kHz.
- Dual 512-stage configuration: 1024-stage in series connection, and twice as large output in parallel connection.
- P-channel silicon gate, tetrode MOS transistors configuration.
- 14-lead dual-in-line package.

### Applications:


- Vibrato and/ or chorus effects in electronic organs and musical instruments.
- Reverberation effect of electronic musical instruments.
- Variable or fixed delay of analog signals.

### Quick Reference Data

Item	Symbol	Value	Unit
Supply Voltage	$V_{DD}$ $V_{GG}$	-15, $V_{DD} + 1$	V
Signal Delay Time	$t_D$	2.56~51.2	msec
Total Harmonic Distortion	THD	0.4	%
Signal to Noise Ratio	S/N	85	dB



### Block Diagram



**Absolute Maximum Ratings** (Ta=25°C)

Item	Symbol	Ratings	Unit
Terminal Voltage	V <sub>DD</sub> , V <sub>GG</sub> , V <sub>CP</sub> , V <sub>I</sub>	-18 ~ +0.3	V
Output Voltage	V <sub>O</sub>	-18 ~ +0.3	V
Operating Temperature	T <sub>opr</sub>	-20 ~ +60	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +125	°C

**Operating Conditions** (Ta=25°C)


Item	Symbol	Min.	Typ.	Max.	Unit
Drain Supply Voltage	V <sub>DD</sub>	-14	-15	-16	V
Gate Supply Voltage	V <sub>GG</sub>		V <sub>DD</sub> +1		V
Clock Voltage "H" Level	V <sub>CPH</sub>	0		-1	V
Clock Voltage "L" Level	V <sub>CPL</sub>		V <sub>DD</sub>		V
Clock Input Capacitance	C <sub>CP</sub>			350	pF
Clock Frequency	f <sub>CP</sub>	10		100	kHz
Clock Pulse Width *2	t <sub>cpw</sub>			0.5T * 1	
Clock Rise Time *2	t <sub>cpr</sub>			500	nsec
Clock Fall Time *2	t <sub>cpf</sub>			500	nsec
Clock Cross Point	V <sub>X</sub>	0		-3	V

\* 1 T=1/f<sub>CP</sub> \* 2 Clock Pulse Waveforms


**Electrical Characteristics** (Ta=25°C, V<sub>DD</sub>=V<sub>CPL</sub>=-15V, V<sub>CPH</sub>=0V, V<sub>GG</sub>=-14V, R<sub>L</sub>=100kΩ)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Signal Delay Time	t <sub>D</sub>		2.56		25.6	msec
Input Signal Frequency	f <sub>i</sub>	f <sub>CP</sub> =40kHz, V <sub>i</sub> =1.8Vrms, 3dB down (0dB at f <sub>i</sub> =1kHz)			12	kHz
Input Signal Swing	V <sub>i</sub>	f <sub>CP</sub> =40kHz, f <sub>i</sub> =1kHz, THD=2.5%			1.8	Vrms
Insertion Loss	L <sub>i</sub>	f <sub>CP</sub> =40kHz, f <sub>i</sub> =1kHz, V <sub>i</sub> =1.8Vrms		0		dB
Total Harmonic Distortion	THD	f <sub>CP</sub> =40kHz, f <sub>i</sub> =1kHz, V <sub>i</sub> =0.78Vrms		0.4		%
Noise Voltage	V <sub>no</sub>	f <sub>CP</sub> =100kHz Weighted by "A" curve			0.21	mVrms
Signal to Noise Ratio	S/N	Maximum output voltage to noise voltage		85		dB


**Terminal Assignments**



**Clock Pulse Waveforms**



**Circuit Diagram**



Typical Electrical Characteristic Curves

