

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD3055 is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications .

FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available



MARKING




PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V _{DS}	30	V
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current @V _{GS} =10V ¹	T _C =25°C	I _D	18	A
	T _C =100°C		10	A
Pulsed Drain Current ²		I _{DM}	60	A
Total Power Dissipation ⁴	T _C =25°C	P _D	25	W
Single Pulse Avalanche Energy ³		E _{AS}	72	mJ
Single Pulse Avalanche Current		I _{AS}	21	A
Operating Junction and Storage Temperature Range		T _J , T _{STG}	-55~150	°C
Thermal Resistance Rating				
Maximum Thermal Resistance Junction-Ambient ¹		R _{θJA}	110	°C / W
Maximum Thermal Resistance Junction-Case ¹		R _{θJC}	5	°C / W

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Teat Conditions
Static							
Drain-Source Breakdown Voltage		BV _{DSS}	30	-	-	V	V _{GS} =0, I _D = 250μA
Breakdown Voltage Temperature Coefficient		△BV _{DSS} /△T _J	-	0.023	-	V/°C	Reference to 25°C, I _D =1mA
Gate-Threshold Voltage		V _{GS(th)}	1	-	2.5	V	V _{DS} =V _{GS} , I _D =250μA
Forward Transconductance		g _{fs}	-	21.6	-	S	V _{DS} =5V, I _D =15A
Gate-Source Leakage Current		I _{GSS}	-	-	±100	nA	V _{GS} = ±20V
Drain-Source Leakage Current	T _J =25°C	I _{DSS}	-	-	1	μA	V _{DS} =24V, V _{GS} =0
	T _J =55°C		-	-	5		V _{DS} =24V, V _{GS} =0
Static Drain-Source On-Resistance ²		R _{DS(ON)}	-	-	22	mΩ	V _{GS} =10V, I _D =15A
			-	-	35		V _{GS} =4.5V, I _D =10A
Total Gate Charge ²		Q _g	-	6.2	-	nC	I _D =15A V _{DS} =15V V _{GS} =4.5V
Gate-Source Charge		Q _{gs}	-	2.4	-		
Gate-Drain (“Miller”) Change		Q _{gd}	-	2.5	-		
Turn-on Delay Time ²		T _{d(on)}	-	3	-	nS	V _{DS} =15V I _D =15A V _{GS} =10V R _G =3.3 Ω R _D =1.9 Ω
Rise Time		T _r	-	7.6	-		
Turn-off Delay Time		T _{d(off)}	-	21	-		
Fall Time		T _f	-	4	-		
Input Capacitance		C _{iss}	-	572	-	pF	V _{GS} =0 V _{DS} =15V f =1.0MHz
Output Capacitance		C _{oss}	-	81	-		
Reverse Transfer Capacitance		C _{rss}	-	65	-		
Guaranteed Avalanche Characteristics							
Single Pulse Avalanche Energy ⁵		EAS	16	-	-	mJ	V _{DD} =25V, L=0.1mH, I _{AS} =10A
Source-Drain Diode							
Diode Forward Voltage ²		V _{SD}	-	-	1.2	V	I _S =1A, V _{GS} =0, T _J =25°C,
Continuous Source Current ^{1,6}		I _S	-	-	18	A	V _D =V _G =0, Force Current
Pulsed Source Current ^{2,6}		I _{SM}	-	-	60	A	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2_{oz} copper.
2. The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The EAS data shows Max. rating . The test condition is $V_{DD}=25\text{V}, V_{GS}=10\text{V}, L=0.1\text{mH}, I_{AS}=17.8\text{A}$
4. The power dissipation is limited by 150°C , junction temperature
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform