

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION


These miniature surface mount MOSFETs utilize high cell density process. Low $R_{DS(on)}$ assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are PWMDC-DC converters, power management in portable and battery-powered products such as computers, printers, battery charger, telecommunication power system, and telephones power system.

FEATURES


- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Miniature TO-252 surface mount package saves board space.
- High power and current handling capability.
- Extended V_{GS} range (± 25) for battery pack applications.

PRODUCT SUMMARY

PRODUCT SUMMARY		
$V_{DS}(V)$	$R_{DS(on)} m(\Omega)$	$I_D(A)$
-40	30@ $V_{GS} = -10V$	-36
	40@ $V_{GS} = -4.5V$	-29



TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.4	6.8	J	2.30	REF.
B	5.20	5.50	K	0.70	0.90
C	2.20	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.6
E	6.8	7.3	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.2			
H	0.8	1.20			

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^a	$I_D @ T_A = 25^\circ C$	36	A
Pulsed Drain Current ^b	I_{DM}	± 40	A
Continuous Source Current (Diode Conduction) ^a	I_S	-30	A
Total Power Dissipation ^a	$P_D @ T_A = 25^\circ C$	50	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 ~ 175	$^\circ C$
THERMAL RESISTANCE RATINGS			
Maximum Thermal Resistance Junction-Ambient ^a	$R_{\theta JA}$	50	$^\circ C / W$
Maximum Thermal Resistance Junction-Case	$R_{\theta JC}$	3.0	$^\circ C / W$

Notes :

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature.


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ C$ unless otherwise specified)

PARAMETER	SYMBO	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Static						
Gate-Threshold Voltage	V _{GS(th)}	-1	-	-		V _{DS} = V _{GS} , I _D = -250 μA
Gate-Body Leakage	I _{GSS}	-	-	±100	nA	V _{DS} = 0V, V _{GS} = ±25V
Zero Gate Voltage Drain Current	I _{DSS}	-	-	-1	μA	V _{DS} = -24V, V _{GS} = 0V
		-	-	-5		V _{DS} = -24V, V _{GS} =0V, T _J =55°C
On-State Drain Current ^a	I _{D(on)}	-41	-	-	A	V _{DS} = -5V, V _{GS} = -10V
Drain-Source On-Resistance ^a	R _{DS(ON)}	-	-	30	mΩ	V _{GS} = -10V, I _D = -36A
		-	-	40		V _{GS} = -4.5V, I _D = -29A
Forward Transconductance ^a	g _{fs}	-	31	-	S	V _{DS} = -15V, I _D = -36A
Diode Forward Voltage	V _{SD}	-	-0.7	-	V	I _S = -41 A, V _{GS} = 0 V
Dynamic ^b						
Total Gate Charge	Q _g	-	13.9	-	nC	V _{DS} = -15 V V _{GS} = -4.5 V I _D = -36 A
Gate-Source Charge	Q _{gs}	-	5.2	-		
Gate-Drain Charge	Q _{gd}	-	5.8	-		
Input Capacitance	C _{iss}	-	1583	-	pF	V _{DS} = -15 V V _{GS} = 0 V f = 1MHz
Output Capacitance	C _{oss}	-	278	-		
Reverse Transfer Capacitance	C _{rss}	-	183	-		
Switching						
Turn-on Delay Time	T _{d(on)}	-	15	-	nS	V _{DD} = -15 V I _D = -41 A V _{GEN} = -10 V R _L = 15 Ω R _G = 6 Ω
Rise Time	T _r	-	12	-		
Turn-off Delay Time	T _{d(off)}	-	62	-		
Fall Time	T _f	-	46	-		


Notes

- a. Pulse test : Pulse width $\leq 300 \mu s$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.


CHARACTERISTIC CURVE




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current



Capacitance




Gate Charge




On-Resistance vs. Junction Temperature


CHARACTERISTIC CURVE




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power



Normalized Thermal Transient Impedance, Junction-to-Ambient

CHARACTERISTIC CURVE

