



Product Specification

AU OPTRONICS CORPORATION

() Preliminary Specifications

(V) Final Specifications

Module	14.1" WXGA+ Color TFT-LCD with LED Backlight design
Model Name	B141PW04 V1 (H/W:0A)
Note ()	<i>LED Backlight with driving circuit design</i>

Customer	Date
Checked & Approved by	Date
_____	_____
<p>Note: This Specification is subject to change without notice.</p>	

Approved by	Date
<u>Bonnie Chen</u>	2009/12/22
Prepared by	
<u>Johnny Tu</u>	2009/12/21
<p>NBBU Marketing Division / AU Optronics corporation</p>	

2. General Description

B141PW04 V0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WXGA+ (1440(H) x 900(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B141PW04 V0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	357.7 (14.1W")			
Active Area	[mm]	303.48 (H) x 189.68 (V)			
Pixels H x V		1440 x 3 (RGB) x 900			
Pixel Pitch	[mm]	0.2108 x 0.2108			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally White			
White Luminance (I _{LED} =20mA) (Note: I _{LED} is LED current)	[cd/m ²]	300 typ. (5 points average) 250 min. (5 points average)(Note1)			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		300 min			
Response Time	[ms]	8 typ / 16 Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	5.8 max. (Include Logic and Blu power, without LED efficiency)			
Weight	[Grams]	375 max.			
Physical Size	[mm]		L	W	T
		Max	320.0	207.0	5.5
		Typical	319.5	206.5	-
		Min	319.0	206.0	-
Electrical Interface		eDP 1 Main Link Differential Pair			
Glass Thickness	[mm]	0.5			
Surface Treatment		Anti-Glare, Hardness 3H, Haze 11%			
Support Color		262K colors (RGB 6-bit)			



Product Specification

AU OPTRONICS CORPORATION


Temperature Range Operating	[°C]	0 to +50
Storage (Non-Operating)	[°C]	-20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item	Unit	Conditions	Min.	Typ.	Max.	Note
White Luminance (I _{LED} =20mA)	[cd/m ²]	5 points average	250	300	-	1, 4, 5.
Viewing Angle	[degree] [degree]	Horizontal (Right) CR = 10 (Left)	- -	40 40	- -	4, 9
	[degree] [degree]	Vertical (Upper) CR = 10 (Lower)	- -	15 30	- -	
Luminance Uniformity		5 Points	-	-	1.25	1, 3, 4
Luminance Uniformity		13 Points	-	-	1.53	2, 3, 4
CR: Contrast Ratio			400	-	-	4, 6
Cross talk	%				4	4, 7
Response Time	[msec]	Rising	-	-	-	4, 8
	[msec]	Falling	-	-	-	
	[msec]	Rising + Falling	-	8	15	
Chromaticity of color Coordinates (CIE 1931)	CIE1931	Red x	0.550	0.580	0.610	4, 9
		Red y	0.310	0.340	0.370	
		Green x	0.280	0.310	0.340	
		Green y	0.520	0.550	0.580	
		Blue x	0.125	0.155	0.185	
		Blue y	0.125	0.155	0.185	
		White x	0.283	0.313	0.343	
		White y	0.299	0.329	0.359	
NTSC		%		45		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


$$\delta_{w5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{w13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5 : Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5$

$L (x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 6 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$


Note 7 : Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m^2)




Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (ϕ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 14.1 inches wide Color TFT/LCD 30 Pin (One CH/connector Module)



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range 

Storage Range  + 

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification



Input power specifications are as follows;

The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	1	1.8	[Watt]	Note 1
IDD	IDD Current	-	300	600	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. ($P_{max}=V_{3.3} \times I_{black}$)

Note 2 : Measure Condition



Vin rising time


5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of VESA Display Port Standard V1.1a in detail.

Signal electrical characteristics are as follows;


Display Port main link signal:



Display Port main link					
		Min	Typ	Max	unit
VCM	Differential common mode voltage		0		V
VDiffP-P level1	Differential peak to peak voltage level1	0.34	0.4	0.46	V
VDiffP-P level2	Differential peak to peak voltage level2	0.51	0.6	0.68	V
VDiffP-P level3	Differential peak to peak voltage level3	0.69	0.8	0.92	V
VDiffP-P level4	Differential peak to peak voltage level4	1.02	1.2	1.38	V

Follow as VESA display port standard V1.1a at both 1.62 and 2.7Gbps link rates.

Display Port AUX_CH signal:



Display Port AUX_CH					
		Min	Typ	Max	unit
VCM	Differential common mode voltage	0	VDD/2	2	V
VDiffP-P	Differential peak to peak voltage	0.39		1.38	V


Follow as VESA display port standard V1.1a.

Display Port VHPD signal:

Display Port VHPD					
		Min	Typ	Max	unit
VHPD	HPD voltage	2.25		3.6	V


Follow as VESA display port standard V1.1a.

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



Display Port panel power sequence timing parameter:

Timing Parameter	Description	Reqd. By	Limits		Notes
			Min	Max	
T1	Power rail rise time, 10% to 90%	Source	0.5ms	10ms	
T2	Delay from LCDVCC to black video generation	Sink	0ms	200ms	Prevents display noise until valid video data is received from the Source (see note 1 below)
T3	Delay from LCDVCC to HPD high	Sink	0ms	200ms	Sink Aux Channel must be operational upon HPD high
T4	Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize
T5	Link training duration	Source	-	-	Dependant on Source link training protocol
T6	Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization.
T7	Delay from valid video data from Source to video on display	Sink	0ms	50ms	Max allows Sink validate video data and timing
T8	Delay from valid video data from Source to backlight enable	Source	-	-	Source must assure display video is stable
T9	Delay from backlight disable to end of valid video data	Source	-	-	Source must assure backlight is no longer illuminated (see note 1 below)
T10	Delay from end of valid video data from Source to power off	Source	0ms	500ms	
T11	Power rail fall time, 90% to 10%	Source	-	10ms	
T12	Power off time	Source	500ms	-	

Power Sequence Timing				
Parameter	Value			Condition
	Min.(ms)	Typ.(ms)	Max.(ms)	
T13	10	-	-	
T14	10	-	-	
T15	10	-	-	
T16	10	-	-	
T17	0.5	-	10	
T18	0	-	10	

Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
 -upon LCDVDD power on (with in T2 max)
 -when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
 -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

Display Port signal cable impedance request:

Signal cable impedance:

The variation of the cable impedance must be within 100ohms +/-15% from a system to a panel connector.

Parameter	Condition	Min.	Typ.	Max.	Unit
Cable impedance	System to panel connector	85	100	115	Ohm



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	3.6	4	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 If=20 mA

Note 1: Calculator value for reference $P_{LED} = V_F$ (Normal Distribution) * I_F (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	7.5	12.0	21.0	[Volt]	Define as Connector Interface (Ta=25°C)
LED Enable Input High Level	VLED_EN	-	-	-	[Volt]	
LED Enable Input Low Level		-	-	-	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	
PWM Logic Input Low Level		-	-	0.8	[Volt]	
PWM Input Frequency	FPWM	9.5K	10K	10.5K	Hz	
PWM Duty Ratio	Duty	5	--	100	%	

6.3 Integration Interface and Pin Assignment

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-12 or compatible
Mating Housing/Part Number	IPEX 20453-030T-02 or compatible

6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Pin #	Signal Name	Signal Descr.
1	PAID	Conn. Continuity Test
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	BIST	LCD Panel Self Test Enable
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin




Product Specification

AU OPTRONICS CORPORATION

18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	NC	No connect
23	BL_PWM_DIM	System PWM signal input
24	SMBUS_CLK	Backlight Control Clk
25	SMBUS_DATA	Backlight Control Data
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	PAID	Conn. Continuity Test

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off.

7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test Spec:

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test


Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C , 95%RH, 300h	
High Temperature Operation	Ta= 50°C , Room Humidity, 300h	
Low Temperature Operation	Ta= 0°C , Room Humidity, 300h	
High Temperature Storage	Ta= 65°C , Room Humidity, 300h	
Low Temperature Storage	Ta= -25°C , Room Humidity 250h	
Thermal Shock Test	Ta=-25°C to 65°C , 20~90RH, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost . Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics

8.1 LCM Outline Dimension




Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

8.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.4 mm (See drawing)


Screw hole center location, from front surface = 3.1 ± 0.3 mm (See drawing)

Screw Torque: Maximum 2.5 kgf-cm



9. Shipping and Package


9.1 Shipping Label Format




Revision Code (YYY) Tabel:

Build Name(s):	PPID Revision Code(s):
Sub System Test (SST) Working Sample (WS) ENG 2	X00, X01, X02, ..., X0n
Product Test (PT) Engineering Sample (ES) ENG 3	X10, X11, X12, ..., X1n
System Test (ST) Customer Sample (CS) ENG 4	X20, X21, X22, ... X2n
X-Build (XB) Mass Production (MP) ENG 5	A00, A01, A02, ... A0n

9.2 Carton package



9.3 Shipping package of palletizing sequence



10. Appendix: EDID description

	Byte	Field Name and Comments	Value	Value	Value
	(hex)		(hex)	(binary)	(DEC)
Header	0	Header	00	00000000	0
	1	Header	FF	11111111	255
	2	Header	FF	11111111	255
	3	Header	FF	11111111	255
	4	Header	FF	11111111	255
	5	Header	FF	11111111	255
	6	Header	FF	11111111	255
	7	Header	00	00000000	0
Vendor / Product EDID Version	8	EISA manufacture code = 3 Character ID	06	00000110	6
	9	EISA manufacture code (Compressed ASCII)	AF	10101111	175
	0A	Panel Supplier Reserved – Product Code	47	01000111	71
	0B	Panel Supplier Reserved – Product Code	41	01000001	65
	0C	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	0D	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	0E	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	0F	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	10	Week of manufacture	01	00000001	1
	11	Year of manufacture	13	00010011	19
	12	EDID structure version # = 1	01	00000001	1
	13	EDID revision # = 4	04	00000100	4
Display Parameters	14	Video I/P definition = Digital I/P (90 (6-bit) or A0 (8-Bit))	95	10010101	149
	15	Max H image size = ?? cm (Rounded to cm)	1E	00011110	30
	16	Max V image size = ?? cm (Rounded to cm)	13	00010011	19
	17	Display gamma = (gamma ×100)-100 = Example: (2.2×100) – 100 = 120	78	01111000	120
	18	Feature support	02	00000010	2
	Panel Color Coordinates	19	Red/Green Low bit (RxRy/GxGy)	89	10001001
1A		Blue/White Low bit (BxBy/WxWy)	E5	11100101	229
1B		Red X Rx = 0.???	94	10010100	148

	1C	Red Y	Ry = 0.???	57	01010111	87
	1D	Green X	Rx = 0.???	54	01010100	84
	1E	Green Y	Ry = 0.???	93	10010011	147
	1F	Blue X	Rx =			
		0.???		27	00100111	39
	20	Blue Y	Ry =	22	00100010	34
	21	White X	Rx = 0.???	50	01010000	80
	22	White Y	Ry = 0.???	54	01010100	84
Established Timings	23	Established timings 1 (00h if not used)		00	00000000	0
	24	Established timings 2 (00h if not used)		00	00000000	0
	25	Manufacturer's timings (00h if not used)		00	00000000	0
Standard Timing ID	26	Standard timing ID1 (01h if not used)		01	00000001	1
	27	Standard timing ID1 (01h if not used)		01	00000001	1
	28	Standard timing ID2 (01h if not used)		01	00000001	1
	29	Standard timing ID2 (01h if not used)		01	00000001	1
	2A	Standard timing ID3 (01h if not used)		01	00000001	1
	2B	Standard timing ID3 (01h if not used)		01	00000001	1
	2C	Standard timing ID4 (01h if not used)		01	00000001	1
	2D	Standard timing ID4 (01h if not used)		01	00000001	1
	2E	Standard timing ID5 (01h if not used)		01	00000001	1
	2F	Standard timing ID5 (01h if not used)		01	00000001	1
	30	Standard timing ID6 (01h if not used)		01	00000001	1
	31	Standard timing ID6 (01h if not used)		01	00000001	1
	32	Standard timing ID7 (01h if not used)		01	00000001	1
	33	Standard timing ID7 (01h if not used)		01	00000001	1
	34	Standard timing ID8 (01h if not used)		01	00000001	1
	35	Standard timing ID8 (01h if not used)		01	00000001	1
	Timing Descriptor #1	36	Pixel Clock/10,000 (LSB)		94	10010100
	37	Pixel Clock/10,000		25	00100101	37

	(MSB)			
38	Horizontal Active = ???? pixels (lower 8 bits)	A0	10100000	160
39	Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits)	3E	00111110	62
3A	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	51	01010001	81
3B	Vertical Active = ??? lines	84	10000100	132
3C	Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)	0C	00001100	12
3D	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000	48
3E	Horizontal Sync, Offset (Thfp) = ?? pixels	40	01000000	64
3F	Horizontal Sync, Pulse Width = ??? pixels	20	00100000	32
40	Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines	33	00110011	51
41	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
42	Horizontal Image Size = ??? mm	2F	00101111	47
43	Vertical image Size = ??? mm	BD	10111101	189
44	Horizontal Image Size / Vertical image size	10	00010000	16
45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
47	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3	1A	00011010	26

		Bit[0] : See VESA EDID Spec 1.3 ==> fix=1A			
Timing Descriptor #2 (=Timing Descriptor #1)	48	Pixel Clock/10,000 (LSB)	0D	00001101	13
	49	Pixel Clock/10,000 (MSB)	19	00011001	25
	4A	Horizontal Active = xxxx pixels (lower 8 bits)	A0	10100000	160
	4B	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	3E	00111110	62
	4C	Horizontal Active/Horizontal blanking (Thbp) (upper 4:4 bits)	51	01010001	81
	4D	Vertical Active = xxxx lines	84	10000100	132
	4E	Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels)	0C	00001100	12
	4F	Vertical Active : Vertical Blanking (Tvbp) (upper 4:4 bits)	30	00110000	48
	50	Horizontal Sync, Offset (Thfp) = xxxx pixels	40	01000000	64
	51	Horizontal Sync, Pulse Width = xxxx pixels	20	00100000	32
	52	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines	33	00110011	51
	53	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
	54	Horizontal Image Size = xxx mm	2F	00101111	47
	55	Vertical image Size = xxx mm	BD	10111101	189
	56	Horizontal Image Size / Vertical image size	10	00010000	16
	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
	59	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no stereo, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite,	1A	00011010	26

		11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3 Bit[0] : See VESA EDID Spec 1.3 ==> fix=1A			
Timing Descriptor #3 Dell specific information	5A	Flag	00	00000000	0
	5B	Flag	00	00000000	0
	5C	Flag	00	00000000	0
	5D	Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	FE	11111110	254
	5E	Flag	00	00000000	0
	5F	Dell P/N 1 st Character	44	01000100	68
	60	Dell P/N 2 nd Character	56	01010110	86
	61	Dell P/N 3 rd Character	35	00110101	53
	62	Dell P/N 4 th Character	4A	01001010	74
	63	Dell P/N 5 th Character	31	00110001	49
	64	EDID Revision Bit[6:0] See charts below Bit[7] 0: X-rev, 1: A-rev	80	10000000	128
	65	Manufacturer P/N	42	01000010	66
	66	Manufacturer P/N	31	00110001	49
	67	Manufacturer P/N	34	00110100	52
	68	Manufacturer P/N	31	00110001	49
	69	Manufacturer P/N	50	01010000	80
6A	Manufacturer P/N	57	01010111	87	
6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	34	00110100	52	
Timing Descriptor #4	6C	Flag	00	00000000	0
	6D	Flag	00	00000000	0
	6E	Flag	00	00000000	0
	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
	70	Flag	00	00000000	0
	71	Color Management	00	00000000	0
	72	Panel Structure	41	01000001	65
	73	Frame Rate	21	00100001	33
	74	Light Controller Interface and Luminance	1E	00011110	30
	75	Outdoor Features	00	00000000	0
	76	Multi-Media Features	00	00000000	0
	77	Multi-Media Features	00	00000000	0
	78	Special Features #1	00	00000000	0
79	Special Features #2	09	00001001	9	

	7A	Special Features #3	01	00000001	1
	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
Checksum	7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
	7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	D5	11010101	213