CHI MEI OPTOELECTRONICS CORP.

Approval

TFT LCD Approval Specification
Model No : M220Z1-PS3

Customer : _____

Approved by : _____

Note :

記錄	工作	審核	角色	投票
2008-07-07 11:20:01 CST	PMMD II Director	kevin_wu(吳柏勳 /56520/54894)	Director	Accept

Version 2.1

Approval

- CONTENTS -

Version 2.1

Approval

REVISION HISTORY

Version	Date	Section	Description
Ver. 2.0	Jan., 04 '08	-	M220Z1- PS3 Approval Specifications was first issued.
Ver. 2.1	Jun., 12 '08	3.1	Modified VCOM PWM Frequency from 27KHz to 94KHz.
		10.2	Modified Center Transmittance from TYP 5.9 to min 5.2, TYP 5.8.

Version 2.1

Doc No.: 44081436
Issued Date: Jun. 12, 2008
Model No.: M220Z1-PS3

Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

The M220Z1-PS3 is a 22-inch wide TFT LCD cell with driver ICs and a RSDS circuit board. The product supports 1680 x 1050 WSXGA+ mode. The backlight unit is not built in.

1.2 FEATURES

Super wide viewing angle

High contrast ratio

Fast response time

High color saturation

WSXGA+ (1680 x 1050 pixels) resolution

RSDS (Reduced Swing Differential Signaling) Interface

RoHS Compliance

1.3 APPLICATION

TFT LCD Monitor

TFT LCD TV

1.4 GENERAL SPECIFICATI0NS

Item	Specification	Unit	Note
Diagonal Size	22	inch	
Active Area	473.76 (H) x 296.10 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1680 x R.G.B. x 1050	pixel	-
Pixel Pitch	0.282 (H) x 0.282 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-glare (Haze 25%)		

1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	-	-	620	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within ±0.5mm as the horizontal.			-	(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Connector mounting position

+/- 0.5mm

Version 2.1

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T_{ST}	-20	+60	ºC	(1)
Operating Ambient Temperature	T_{OP}	0	+50	ºC	(1), (2)

Note (1) Temperature and relative humidity range is shown in the figure below.

      (a) 90 %RH Max. (Ta $\leqq$ 40 ºC).

      (b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

      (c) No condensation.

Note (2) The temperature of panel display surface area should be 0 ºC Min. and 60 ºC Max.

Relative Humidity (%RH)

Temperature (ºC)

Approval

2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

High temperature or humidity may reduce the performance of panel. Please store LCD panel within the specified storage conditions.

Storage Condition: With packing.

Storage temperature range: 25±5 ºC.

Storage humidity range: 50±10%RH.

Shelf life: 30days

2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage for LCD	Vin	4.5	5.7	V	(1)

Note (1) Permanent damage might occur if the module is operated at conditions exceeding the maximum values.

Version 2.1

Approval

3. ELECTRICAL CHARACTERISTICS (OPEN CELL)

3.1 TFT LCD OPEN CELL

Ta = 25 ± 2 ºC

Parameter		SYMBOL	Value			UNIT	Note
			MIN	TYP	MAX		
Power Supply Voltage for LCD		Vin	4.5	5	5.7	V	-
Power Supply Current for LCD		Iin	-	1000	-	mA	-
Differential Impendence		Zm	-	100	-	Ω	-
LCD Inrush Current		Irush	-	3	-	A	-
VCOM PWM	High	VCOM_PWM	2.5	-	-	V	-
	Low		-	-	0.6	V	-
VCOM PWM Frequency		VCOM_PWM	-	94	-	KHz	Adjustable Duty Cycle

Version 2.1

Approval

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE

FR0~2(+/-)
FB0~2(+/-)
FG0~2(+/-)
FCK(+/-)
BR0~2(+/-)
BG0~2(+/-)
BB0~2(+/-)
BCK(+/-)
F/BSTHI
GVON
VCM_PWM
V5A
GND

INPUT CONNECTOR (ZIF-55-0.5-2)

DC/DC CONVERTER & REFERENCE VOLTAGE

SCAN DRIVER IC

TFT LCD PANEL (1680x3x1050)

DATA DRIVER IC

Version 2.1

Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

(1)CN1 (Panel Interface)

Pin	Name	Description
1	BB2P	Positive RSDS differential data input. Channel B2(Back)
2	BB2N	Negative RSDS differential data input. Channel B2(Back)
3	BB1P	Positive RSDS differential data input. Channel B1(Back)
4	BB1N	Negative RSDS differential data input. Channel B1(Back)
5	BB0P	Positive RSDS differential data input. Channel B0(Back)
6	BB0N	Negative RSDS differential data input. Channel B0(Back)
7	BG2P	Positive RSDS differential data input. Channel G2(Back)
8	BG2N	Negative RSDS differential data input. Channel G2(Back)
9	BG1P	Positive RSDS differential data input. Channel G1(Back)
10	BG1N	Negative RSDS differential data input. Channel G1(Back)
11	BG0P	Positive RSDS differential data input. Channel G0(Back)
12	BR0N	Negative RSDS differential data input. Channel R0(Back)
13	BCKP	Positive RSDS differential clock input. (Back)
14	BCKN	Negative RSDS differential clock input. (Back)
15	BR2P	Positive RSDS differential data input. Channel R2(Back)
16	BR2N	Negative RSDS differential data input. Channel R2(Back)
17	BR1P	Positive RSDS differential data input. Channel R1(Back)
18	BR1N	Negative RSDS differential data input. Channel R1(Back)
19	BR0P	Positive RSDS differential data input. Channel R0(Back)
20	BR0N	Negative RSDS differential data input. Channel R0(Back)
21	FB2P	Positive RSDS differential data input. Channel B2(Front)
22	FB2N	Negative RSDS differential data input. Channel B2(Front)
23	FB1P	Positive RSDS differential data input. Channel B1(Front)
24	FB1N	Negative RSDS differential data input. Channel B1(Front)
25	FB0P	Positive RSDS differential data input. Channel B0(Front)
26	FB0N	Negative RSDS differential data input. Channel B0(Front)
27	FG2P	Positive RSDS differential data input. Channel G2(Front)
28	FG2N	Negative RSDS differential data input. Channel G2(Front)
29	FG1P	Positive RSDS differential data input. Channel G1(Front)
30	FG1N	Negative RSDS differential data input. Channel G1(Front)
31	FG0P	Positive RSDS differential data input. Channel G0(Front)
32	FG0N	Negative RSDS differential data input. Channel G0(Front)
33	FCKP	Positive RSDS differential clock input. (Front)
34	FCKN	Negative RSDS differential clock input. (Front)
35	FR2P	Positive RSDS differential data input. Channel R2(Front)
36	FR2N	Negative RSDS differential data input. Channel R2(Front)
37	FR1P	Positive RSDS differential data input. Channel R1(Front)
38	FR1N	Negative RSDS differential data input. Channel R1(Front)
39	FR0P	Positive RSDS differential data input. Channel R0(Front)
40	FR0N	Negative RSDS differential data input. Channel R0(Front)
41	BSTHI	Data driver start pulse input(Back)
42	FSTHI	Data driver start pulse input(Front)
43	POL	Data driver polarity inverting input
44	STB	The contents of the data driver register are transferred to the latch circuit at the rising edge of STB. Then the gray scale voltage is output from the device at the falling edge of STB.
45	STV	Gate driver start pulse is read at the rising edge of CKV and a scan signal is output from the gate driver output pin.

Version 2.1

Approval

46	CKV	Gate driver shift clock
47	OE	This pin is used to control the Gate driver output. When OE input is "H", gate driver output is fixed to VGL level regardless CKV.
48	GVON	Gate driver high voltage switch timing control.
49	VCM_PWM	This pin is used to generate common voltage for panel. Adjust pulse width could be changed common voltage.
50	GND	Ground
51	GND	Ground
52	GND	Ground
53	V5A	Input Voltage +5V
54	V5A	Input Voltage +5V
55	V5A	Input Voltage +5V

Note (1) Connector Part No.: ZIF-55-0.5-2

Version 2.1

Doc No.: 44081436
Issued Date: Jun. 12, 2008
Model No.: M220Z1-PS3

Approval

5.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Gray Scale Of Blue	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.1

Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

Version 2.1

Approval

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram

below.

Timing specification：

$0.6\text{msec} \leqq t1 \leqq 6\text{msec}$

$0 < t2 \leqq 50\text{msec}$

$0 < t3 \leqq 50\text{msec}$

$t4 \geqq 500\text{msec}$

$t5 \geqq 450\text{msec}$

$t6 \geqq 90\text{msec}$

Version 2.1

Approval

7. Driver DC CHARACTERISTICS

7.1 RSDS CHARACTERISTICS

(VDD = 2.3 to 3.6 V, VDDA = 8.0 to 13.5 V, VSSD = VSSA = 0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
RSDS high input voltage	$V_{DIFFRSDS}$	V_{CMRSDS} = + 1.2 V [1]	100	200	-	mV
RSDS low input voltage	$V_{DIFFRSDS}$	V_{CMRSDS} = + 1.2 V [1]	-	-200	- 100	
RSDS common mode input voltage range	V_{CMRSDS}	$V_{DIFFRSDS}$ = + 200 mV [2]	VSSD + 0.1	-	VDDD - 1.2	V
RSDS input leakage current	IDL	DxxP, DxxN, CLKP, CLKN	-10	-	10	µA

Note: (1) VCMRSDS = (VCLKP + VCLKN) / 2 or VCMRSDS = (VDxxP + VDxxN) / 2

(2) VDIFFRSDS = VCLKP - VCLKN or VDIFFRSDS = VDxxP – VDxxN

Version 2.1

Approval

7.2 ELECTRICAL CHARACTERISTICS (VSSD=VSSA=0V)

Parameter	Symbol	Condition	Spec			Unit
			Min.	Typ.	Max.	
RSDS input "Low" Voltage	$V_{DIFFRSDS}$	DX[2:0]P,DX[2:0]N, CLKP,CLKN	-	-200	-	mV
RSDS input "High" Voltage	$V_{DIFFRSDS}$		-	200	-	mV
RSDS reference voltage	V_{CMRSDS}		VSSD+0.1	1.2	VDDD-1.2	V
Input "Low" voltage	V_{IL}	EIO1,EIO2,DIR,TP1, POL	0	-	0.2VDDD	µA
Input "High" voltage	V_{IH}		0.8VDDD	-	VDDD	µA
Input leak current	IL		-1	-	1	µA
Supply current (In operation mode)	I_{CCD1}	VDDD=3.6V	-	-	Note(1)	mA
Supply current (In stand-by mode)	I_{CCD2}	VDDD=3.6V	-	-	Note(2)	mA
Pull high resistance	Rpu	/POLINV,RS, ENREOP,VC	0.9Typ	800	1.1Typ	kΩ
Pull low resistance	Rpd	POL20,/LP	0.9Typ	190	1.1Typ	kΩ

Note: (1) Test condition: TP1= 20µs, CLK =54MHz, data pattern =1010….checkerboard pattern, Ta=25℃

(2) No load condition

Version 2.1

Doc No.: 44081436
Issued Date: Jun. 12, 2008
Model No.: M220Z1-PS3

Approval

8. Driver AC CHARACTERISTICS

Parameter	Symbol	Condition	Spec Min.	Spec Typ.	Spec Max.	Unit
Clock pulse width	t_{CLK}	-	11	-	-	ns
Clock pulse low period	$t_{CLK(L)}$	-	5	-	-	ns
Clock pulse high period	$t_{CLK(H)}$	-	5	-	-	ns
Data setup time	t_{SETUP1}	-	2	-	-	ns
Data hold time	t_{HOLD1}	-	0	-	-	ns
Start pulse setup time	t_{SETUP2}	-	1	-	-	ns
Start pulse hold time	t_{HOLD2}	-	2	-	-	ns
TP1 high period	$t_{TP1(H)}$	-	15	-	-	CLKP
Last data CLK to TP1 high	t_{LAST}	-	0	-	-	CLKP
TP1 high to EIOn high	t_{NEXT}	-	6	-	-	CLKP
POL to TP1 setup time	$t_{POL-TP1}$	POL toggle to TP1 rising	3	-	-	ns
TP1 to POL hold time	$t_{TP1-POL}$	TP1 falling to POL toggle	2	-	-	ns

Note：" – " means do not care.

Version 2.1

Doc No.: 44081436
Issued Date: Jun. 12, 2008
Model No.: M220Z1-PS3

Approval

9. VERTICAL TIMING

Parameter	Symbol	Condition	Spec			Unit
			Min.	Typ.	Max.	
CKV period	t_{CKV}	-	5	-	-	μs
CKV pulse width	t_{CKVH}, t_{CKVL}	50% duty cycle	2.5	-	-	
OE pulse width	t_{OE}	-	1	-	-	
/XAO pulse width	t_{WXAO}	-	6	-	-	
Data setup time	t_{SU}	-	0.7	-	-	μs
Data hold time	t_{HD}	-	0.7	-	-	μs
OE to CKV time	t_{OE-CKV}	-	-	0.5		μs
STB to CKV	$t_{STB-CKV}$	-	0	0	0	μs
STB Pulse Width	t_{STB}	-	-	0.5	-	μs
GVOFF to CKV	$t_{GVOFF-CKV}$	-	-	-0.5	-	μs

Note 1:GVON, OE, STB frequency same as CKV

Version 2.1

10. OPTICAL CHARACTERISTICS

10.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25 ± 2	^{o}C
Ambient Humidity	Ha	50 ± 10	%RH
Supply Voltage	V_{CC}	5.0	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	I_L	7.0	mA
Inverter Operating Frequency	F_L	61	KHz

10.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 10.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Color Chromaticity	Red	Rcx	$\theta_x=0°$, $\theta_Y=0°$ CS-1000T Standard light source "C"	Typ - 0.03	0.649	Typ + 0.03	-	(0),(6)
		Rcy			0.335		-	
	Green	Gcx			0.283		-	
		Gcy			0.605		-	
	Blue	Bcx			0.151		-	
		Bcy			0.073		-	
	White	Wcx			0.313		-	
		Wcy			0.329		-	
Center Transmittance		T%	$\theta_x=0°$, $\theta_Y=0°$ CS-1000T, CMO BLU	5.2	5.8	-	%	(1), (8)
Contrast Ratio		CR		700	1000	-	-	(1), (3)
Response Time		T_R	$\theta_x=0°$, $\theta_Y=0°$	-	1.3	2.2	ms	(4)
		T_F		-	3.7	5.8	ms	
Transmittance uniformity		$\delta T\%$	$\theta_x=0°$, $\theta_Y=0°$ USB2000	-	1.1	-	-	(1), (7)
Viewing Angle	Horizontal	θ_x+	CR$\geq$10 CA-210	75	85	-	Deg.	(1), (2) (6)
		θ_x-		75	85	-		
	Vertical	θ_Y+		70	80	-		
		θ_Y-		70	80	-		

Version 2.1

Approval

10.3 FLICKER ADJUSTMENT

(1)Adjustment Pattern:

Depend on User's Timing Controller Selection.

(2) Adjustment Method:

Flicker should be adjusted by turning the duty of VCM_PWM (refer to 5.1). It is adjusted to the point with least flickering of the whole screen. After making it surely overrun at once, it should be adjusted to the optimum point.

Version 2.1

Approval

Note (0)　Light source is the standard light source "C" which is defined by CIE and driving voltages are based

on suitable gamma voltages. The calculating method is as following：

Measure Module's and BLU's spectrums. White is without signal input and R, G, B are with signal input.

BLU(for M220Z1-L03 BLU) is supplied by CMO.

Calculate cell's spectrum.

Calculate cell's chromaticity by using the spectrum of standard light source "C"

Note (1)　　Light source is the BLU which is supplied by CMO and driving voltages are based on suitable

gamma voltages.

Note (2)　Definition of Viewing Angle (θx, θy):

Note (3) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).

Version 2.1

Approval

Note (4) Definition of Response Time (T_R, T_F):

Note (5) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point

$L_C = L (1)$

L (x) is corresponding to the luminance of the point X at Figure in Note (7).

Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.

Version 2.1

Note (7) Definition of Transmittance Variation (δT%):

Measure the transmittance at 13 points

$$\delta T\% = \frac{\text{Maximum } [L(1), L(2), \ldots\ldots L(12), L(13)]}{\text{Minimum } [L(1), L(2), \ldots\ldots\ldots L(12), L(13)]}$$

Horizontal Line Number

Vertical Line Number

X : Test Point
X = 1 to 13

Active area

Note (8) Definition of Transmittance (T%):

Module is without signal input.

$$\text{Transmittance} = \frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$$

Version 2.1

Approval

11. PACKAGING

11.1 PACKING SPECIFICATIONS

(1) 15 open cells / 1 Box

(2) Box dimensions: 650 (L) X 550 (W) X 385 (H) mm

(3) Weight: approximately 17.6Kg (15 open cells per box)

11.2 PACKING METHOD

(1) Carton Packing should have no failure in the following reliability test items.

Test Item	Test Conditions	Note
Packing Vibration	ISTA STANDARD Random, Frequency Range: 1 – 200 Hz Top & Bottom: 30 minutes (+Z), 10 min (-Z), Right & Left: 10 minutes (X) Back & Forth 10 minutes (Y)	Non Operation

(2) Packing method.

(1) 15 LCD Cells+PCB/1 box
(2) Carton dimensions : 650(L)x550(W)x385(H)mm
(3) Weight :approximately 17.6kg(15 Cells per Carton).

Version 2.1

Doc No.: 44081436
Issued Date: Jun. 12, 2008
Model No.: M220Z1-PS3

Approval

Sea and Land Transportation

Air Transportation

Version 2.1

Approval

12. DEFINITION OF LABELS

12.1 CMO OPEN CELL LABEL

The barcode nameplate is pasted on each OPEN CELL as illustration for CMO internal control.

Barcode definition:

Serial ID: CM-22Z13-X-X-X-XX-L-XX-L-YMD-NNNN

Code	Meaning	Description
CM	Supplier code	CMO=CM
22Z13	Model number	M220Z1-PS3=22Z13
X	Revision code	C1:1, C2:2,…
X	Source driver IC code	Century=1, CLL=2, Demos=3, Epson=4, Fujitsu=5, Himax=6, Hitachi=7, Hynix=8, LDI=9, Matsushita=A, NEC=B, Novatec=C, OKI=D, Philips=E, Renasas=F, Samsung=G, Sanyo=H, Sharp=I, TI=J, Topro=K, Toshiba=L, Windbond=M
X	Gate driver IC code	
XX	Cell location	Tainan, Taiwan=TN
L	Cell line #	0~12=1~C
XX	Module location	Tainan, Taiwan=TN
L	Module line #	0~12=1~C
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4… Month: 1~12=1, 2, 3, ~, 9, A, B, C Day: 1~31= 1, 2, 3, ~, 9, A, B, C, ~, T, U, V
NNNN	Serial number	Manufacturing sequence of product

Version 2.1

Approval

12.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation

Model Name: M220Z1 –PS3

Carton ID: CMO internal control

Quantities: 15 pcs

Version 2.1

Approval

## 13. PRECAUTIONS

13.1 ASSEMBLY AND HANDLING PRECAUTIONS

(1) Do not apply rough force such as bending or twisting to the product during assembly.

(2) To assemble backlight or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.

(3) It's not permitted to have pressure or impulse on the module because the LCD panel will be damaged.

(4) Always follow the correct power sequence when the product is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.

(5) Do not pull the I/F connector in or out while the module is operating.

(5) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.

(6) It is dangerous that moisture come into or contacted the product, because moisture may damage the product when it is operating.

(7) High temperature or humidity may reduce the performance of module. Please store this product within the specified storage conditions.

(8) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the response time will become slowly.

13.2 SAFETY PRECAUTIONS

(1) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

(2) After the product's end of life, it is not harmful in case of normal operation and storage.

Version 2.1

Active Area 473.76*296.1