



### Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	-40 to 100 °C
Operating Temperature	-40 to 85 °C
Device Voltage (V <sub>DD</sub> )	+18 V
Device Current (I <sub>DD</sub> )	750 mA

Operation of this device outside the parameter ranges given above may cause permanent damage.

### Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Device Voltage (V <sub>DD</sub> )		12		V
T <sub>j</sub> for >10 <sup>6</sup> hours MTTF			165	°C

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

### Electrical Specifications



Test conditions unless otherwise noted: V<sub>DD</sub> = +12 V, Heatsink Temp. = +35°C, Z<sub>In/Out</sub> = 75 Ω using evaluation board EB  
Includes input and output balun/transformer losses of tuned application circuit,

Parameter	Conditions	Min	Typ	Max	Units	
Operational Frequency Range		50		1003 <sup>(1)</sup>	MHz	
Current (I <sub>DD</sub> )		550	650	720	mA	
Gain	f <sub>o</sub> = 50 & 1003 MHz	EVB: EB	21		dB	
		EVB: EBP <sup>5</sup>	19.5			
Gain Flatness	50 to 1003 MHz <sup>(2)</sup>	-0.5		+0.5		
Gain Tilt	50 to 1003 MHz <sup>(3)</sup>		+0.6			
Input Return Loss	f <sub>o</sub> = 50 MHz		25		dB	
	f <sub>o</sub> = 1003 MHz		17			
Output Return Loss	f <sub>o</sub> = 50 MHz		20		dB	
	f <sub>o</sub> = 1003 MHz		17			
Overdrive VSWR Mismatch Tolerance	79 Ch. NTSC + 75 Ch. QAM, -6 dB offset, Vin = +44 dBmV per channel	EVB: EB		1.37:1 (16)	VSWR (dB)	
		EVB: EBP <sup>5</sup>		5.85:1 (3)		
CSO	79 Ch. NTSC + 75 Ch. QAM, -6 dB offset EQ Vout = +58 dBmV with 15.6 dB tilt	Note 4		-73	-68	dBc
CTB				-79	-70	dBc
XMOD				-62		dBc
CCN			60	64		dB
OIP2	f <sub>1</sub> - f <sub>2</sub> = 50 MHz, +17 dBm / tone	Note 4		85		dBm
OIP3				49		dBm
P1dB				34		dBm
Noise Figure				4.5		dB
Thermal Resistance, θ <sub>jb</sub>	Junction to base			5.5		°C/W


#### Notes:

- Useable S21 Bandwidth can extend to 1200 MHz with some S11 & S22 degradation
- Using least squares fit across the band 50 to 1003 MHz
- Gain of S21<sub>1003MHz</sub> - S21<sub>50MHz</sub>
- Standard EB configuration (EVB without protection).
- EBP – Evaluation board with protection

**TAT8804D1H-EB Evaluation Board**



### TAT8804D1H-EB Evaluation Board Schematic



### Bill of Material – TAT8804D1H-EB

Reference Des.	Value	Description	Manuf.	Part Number
PCB	Rev B	PCB TAT8804 - EVB	TriQuint	1099318
U1	n/a	TAT8804D1H Sample	TriQuint	TAT8804D1H
T1-2	1:1 BALUN, 75Ω	MABA-009210-CT1760	MACOM	MABA-009210-CT1760
C11-12	0.01 uF	CAP, 0603, 10%, 50V, X7R	TDK	C1608X7R1H103J
C3-4	270 pF	CAP, 0603, 5%, 50V, NPO	TDK	C1608C0G1H271J080AA
C9-10	330 pF	CAP, 0603, 5%, 50V, NPO	TDK	CGJ3E2C0G1H331J080AA
C13-14	0.1 uF	CAP, 0603, 10%, 50V, X7R	TDK	C1608X7R1H104K
C19	4.7uF	CAP, 0603, 10%, 10V, Y5V	Murata	GRM188F51A475ZE20D
L2 <sup>1</sup>	680 nH	IND, 0805, 5%, 355 MHz SRF, 660mA	Coilcraft	0805AF-681XJR
L3-4	500 nH	IND, 1206, 10%, 270 MHz SRF, 260mA	Murata	CGJ3E2C0G1H331J080AA
R1	2.4K Ω	RES, 0603, 1%, 1/10W	Panasonic	ERJ3EKF2401V
R3	680 Ω	RES, 0603, 1%, 1/10W	Panasonic	ERJ3EKF6800V
L6	900 nH	IND, 1008, 10%, 1008AF-901X	Coilcraft	022-28-8021
J1-2	75 Ω	N-TYPE MALE, PANEL MOUNT	Pasternack	PE4504
J3	2 pin 0.1" RA	Molex SMT connector	Molex	022-28-8021
R2, R4-5, C1-2, C5-6, C7-8, L1, L5	n/a	Do Not Insert	N/A	N/A
PH 4-40	4-40, 0.25"	Pan Head Screw w/ lock washer	various	
SH 4-40	4-40, 0.25"	Socket Head Screw	various	
	Cut to 0.25" x 0.4"	Indium foil 1"x1" x 0.004"	Indium Corp	IND4HSD004
Heatsink	Aluminum	Heatsink for 62 mil board	TriQuint	1094050

Notes:

1. Output source degeneration inductor must be rated for 650mA min for I<sub>DD</sub> flowing through RF output devices


### Typical Performance – TAT8804D1H-EB

Test conditions unless otherwise noted:  $V_{DD} = +12V$ , Heatsink Temp. =  $+35^{\circ}C$ ,  $Z_{In/Out} = 75 \Omega$  using evaluation board EB  
Includes input and output balun/transformer losses of tuned application circuit,

Parameter	Conditions	Typical Value				Units
Frequency		50	550	1003	1200	MHz
Gain		21.2	21.1	21.3	21.5	dB
Input Return Loss	Ptest = -20 dBm	25	20	17	16	dB
Output Return Loss		20	19	17	12	dB
CSO	79 Ch. NTSC + 75 Ch. QAM, -6 dB offset, EQ Vout = +58 dBmV with 15.6 dB tilt	-73	-78			dBc
CTB		-79	-82			dBc
XMOD		-65	-62			dBc
CCN		64	66			dB
CIN		64	66			dB
Output P1dB		+34.2	+35.2	+35	+31.4	dBm
Output IP3	Pout = +17 dBm / tone, $\Delta f = 50$ MHz		+55	+50	+45.5	dBm
Noise Figure		5.8	2.5	3	3.3	dB
Current ( $I_{DD}$ )		650				mA








### Performance Plots – TAT8804D1H-EB

Test conditions unless otherwise noted:  $V_{DD} = +12V$ , Heatsink Temp. =  $+35^{\circ}C$ ,  $Z_0 = 75 \Omega$



### Performance Plots – TAT8804D1H-EB



Test conditions unless otherwise noted:  $V_{DD} = +12\text{ V}$ , Heatsink Temp. =  $+35\text{ }^\circ\text{C}$   
 79 Chan. NTSC + 75 Chan. QAM (-6 dB offset), EQ Vout = +56 to +60 dBmV with 15.6 dB tilt




**TAT8804D1H-EBP Evaluation Board (With VSWR & Overdrive Protection)**

An RF overdrive situation exists if the tilt and pads commonly used before an output doubler are set to low levels during system turn up. Normally such overdrive is not a problem except when the output coax is not terminated. A full reflection at worst case phase may damage unprotected and overdriven amplifiers.

An output protection scheme has been worked out for cases where customers cannot ensure that input RF overdrive and full reflections from the output coaxial network will not simultaneously occur. The scheme works by adding additional protection elements to the TAT8804 application circuit and in conjunction with the nominal 2.5 to 3.0 dB loss from output couplers, power inserters, and diplexer filters present in nearly all actives today. The circuit below protects the TAT8804 for an input +44 dBmV/ch FLAT (79 Ch. NTSC+ 75 Ch. QAM at -6 dB offset) condition and a full reflection of any phase after a 3 dB output loss. The inclusion of additional protection elements to this application circuit results in a small degradation in output performance. For more detailed discussion of this application, consult TriQuint Applications Engineering.



**TAT8804D1H-EBP Schematic (With VSWR & Overdrive protection)**




### Bill of Material – TAT8804D1H-EBP (With VSWR & Overdrive protection)

Reference Des.	Value	Description	Manuf.	Part Number
PCB	Rev A	PCB TAT8804 - EVB Protected	TriQuint	1109707
U1	n/a	TAT8804D1H Sample	TriQuint	TAT8804D1H
D1	25V	ESD Clamp diode	TriQuint	TQP200002
T1-2	1:1 BALUN, 75 Ω	MABA-009210-CT1760	MACOM	MABA-009210-CT1760
C3-4	270pF	CAP, 0603, 5%, 50V, NPO	TDK	C1608C0G1H271J080AA
C9-10	330 pF	CAP, 0603, 5%, 50V, NPO	TDK	CGJ3E2C0G1H331J080AA
C11-12	0.01 uF	CAP, 0603, 10%, 50V, X7R	TDK	C1608X7R1H103J
C13-14	0.1 uF	CAP, 0603, 10%, 50V, X7R	TDK	C1608X7R1H104K
C15-16	56 pF	CAP, 0603, 10%, 50V, NPO	TDK	CGJ3E2C0G1H560J080AA
C19	4.7uF	CAP, 0603, 10%, 10V, Y5V	Murata	GRM188F51A475ZE20D
R1	2.4K Ω	RES, 0603, 1%, 1/10W	Panasonic	ERJ3EKF2401V
R3	680 Ω	RES, 0603, 1%, 1/10W	Panasonic	ERJ3EKF6800V
R5, R7	2.2 ohm	RES, 0603, 1%, 1/16W	Panasonic	ERJ3GSYJ2R2H
R6, R8	5.1 ohm	RES, 0603, 1%, 1/10W	Panasonic	ERJ-3GSYJ5R1V
R9	475 Ω	RES, 0603, 1%, 1/10W	Panasonic	ERJ3EKF4750H
L2 <sup>1</sup>	680 nH	IND, 0805, 5%, 355 MHz SRF, 660mA	Coilcraft	0805AF-681XJR
L3-4	500 nH	IND, 1206, 10%, 270 MHz SRF, 260mA	Murata	CGJ3E2C0G1H331J080AA
L6	900 nH	IND, 1008, 10%, 1008AF-901X	Coilcraft	1008AF-901X
R2, R4, C1-2, C5-8, C17-C18, L1, L5	n/a	Do Not Insert	N/A	N/A
J1-2	75 Ω	N-TYPE MALE, PANEL MOUNT	Pasternack	PE4504
J3	2 pin 0.1" RA	Molex SMT connector	Molex	022-28-8021
PH 4-40	4-40, 0.25"	Pan Head Screw w/ lock washer	various	
SH 4-40	4-40, 0.25"	Socket Head Screw	various	
	Cut to 0.25" x 0.4"	Indium foil 1"x1" x 0.004"	Indium Corp	IND4HSD004
Heatsink	Aluminum	Heatsink for 62 mil board	TriQuint	1094050

Notes:

1. Output source degeneration inductor must be rated for 650mA min for I<sub>DD</sub> flowing through RF output devices

### Pin Configuration and Description



Pin No.	Label	Description
2-4	RFIn A	RF in A, requires external Balun. External DC Block required.
9-11	RFIn B	RF in B, requires external Balun. External DC Block required.
5	ILIN	Current adjust pin to optimize Linearity
28-29	RFout A/V <sub>DD</sub>	RF Out A and supply voltage, external DC block & Balun required.
24-25	RFout B/V <sub>DD</sub>	RF Out B and supply voltage, external DC block & Balun required.
18-19, 34-35	V <sub>DD</sub>	Bias controller supply voltage
27	V <sub>CG ADJ</sub>	Common Gate adjustment to optimize common gate amplifier bias voltage (normally open)
38	I <sub>DD ADJ</sub>	I <sub>DD</sub> current control (normally open), pulling to gnd lowers I <sub>DD</sub> current
1,8,12-17, 20-21, 26, 32-33, 36-37, 39-40	GND	RF/DC Ground Connection
6-7	GND <sub>CS</sub>	Common Source ground degeneration, grounded with inductor. Full DC current flows through this pin, inductor must handle total I <sub>DD</sub> current.
Backside Paddle	GND	RF/DC ground. Use recommended via pattern to minimize inductance and thermal resistance. See PCB Mounting Pattern for suggested footprint.
22-23, 30-31, 39	N/C	No connection



### Evaluation Board PCB Information

#### EB & EBP EVB PCB Material and Stack-up

Board Material: 0.062" FR4 ,  $\epsilon_r=4.25$

Plating: 2oz Copper


Board Dimension: 3" x 2"



### Package Marking and Dimensions

Marking: Part Number – TAT8804D1H  
 Date Code – YYWW  
 Country Code - CCCC  
 Lot code – AaXXXX


The TAT8804D1H may be supplied in either of the following compatible packages.



#### Notes:

1. Dimension and tolerance formats conform to ASME Y14.4M-1994.
2. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012.
3. Co-planarity applies to the exposed ground/thermal pad as well as the contact pins.
4. Package body length/width does not include plastic flash protrusion across mold parting line.

### PCB Mounting Pattern



#### Notes:

1. All dimensions are in millimeters. Angles are in degrees.
2. Use 2 oz. copper minimum for top and bottom layer metal.
3. Vias are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. We recommend a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25mm (0.10").
4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.
5. Place mounting screws near the part to fasten a back side heat sink.
6. Do not apply solder mask to the back side of the PC board in the heat sink contact region.
7. Ensure that the backside via region makes good physical contact with the heat sink.

## Product Compliance Information

### ESD Sensitivity Ratings



Caution! ESD-Sensitive Device

ESD Rating: Class 1A

Value:  $\geq 250$  volts to  $< 500$  volts

Test: Human Body Model (HBM)

Standard: JEDEC Standard JS-001-2012

ESD Rating: Class C3

Value:  $\geq 1000$  volts

Test: Charged Device Model (CDM)

Standard: JEDEC Standard JESD22-C101F

### MSL Rating

MSL Rating: Level 3

Test: 260°C convection reflow

Standard: JEDEC Standard IPC/JEDEC J-STD-020

### Solderability

Compatible with J-STD-020, Lead free solder, (260° maximum reflow temperature) and tin/lead (245°C maximum reflow temperature) soldering processes.

Contact plating: NiPdAu

### RoHS Compliance

This part is compliant with EU 2002/95/EC RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment).

This product also has the following attributes:

- Lead Free
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C<sub>15</sub>H<sub>12</sub>Br<sub>4</sub>O<sub>2</sub>) Free
- PFOS Free
- SVHC Free

## Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

**Web:** [www.triquint.com](http://www.triquint.com)

**Tel:** +1.503.615.9000

**Email:** [info-sales@triquint.com](mailto:info-sales@triquint.com)

**Fax:** +1.503.615.8902

For technical questions and application information:

**Email:** [sjapplications.engineering@triquint.com](mailto:sjapplications.engineering@triquint.com)

## Important Notice

The information contained herein is believed to be reliable. TriQuint makes no warranties regarding the information contained herein. TriQuint assumes no responsibility or liability whatsoever for any of the information contained herein. TriQuint assumes no responsibility or liability whatsoever for the use of the information contained herein. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the user. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for TriQuint products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.

TriQuint products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.