


IGBT


50 A 1200 V

PHMB50B12CL

■回路図 CIRCUIT



■外形寸法図 OUTLINE DRAWING (単位 Dimension : mm)



質量 : 約35g

■最大定格 Maximum Ratings (T_c=25°C)

項目 Item	記号 Symbol	定格値 Rated Value	単位 Unit
コレクタ・エミッタ間電圧 Collector-Emitter Voltage	V _{CES}	1200	V
ゲート・エミッタ間電圧 Gate-Emitter Voltage	V _{GES}	± 20	V
コレクタ電流 Collector Current	DC	I _C	A
	1ms	I _{CP}	
コレクタ損失 Collector Power Dissipation	P _C	250	W
接合温度 Junction Temperature Range	T _j	- 40 ~ + 150	°C
保存温度 Storage Temperature Range	T _{stg}	- 40 ~ + 125	°C
絶縁耐圧(端子-ベース間, AC 1分間) Isolation Voltage (Terminal to Base, AC 1 min.)	V _{iso}	2500	V(RMS)
締付トルク Mounting Torque	ベース取付部 Module Base to Heatsink	F _{tor}	N·m (kgf·cm)
	端子部 Busbar to Terminal		
		1.4 (14.3)	

■電気的特性 Electrical Characteristics (T_c=25°C)

項目 Characteristic	記号 Symbol	条件 Test Conditions	最小 Min.	標準 Typ.	最大 Max.	単位 Unit
コレクタ遮断電流 Collector-Emitter Cut-Off Current	I _{CES}	V _{CE} = 1200V, V _{GE} = 0V	—	—	1.0	mA
ゲート漏れ電流 Gate-Emitter Leakage Current	I _{GES}	V _{GE} = ± 20V, V _{CE} = 0V	—	—	1.0	μA
コレクタ・エミッタ間飽和電圧 Collector-Emitter Saturation Voltage	V _{CE(sat)}	I _C = 50A, V _{GE} = 15V	—	1.9	2.4	V
ゲートしきい値電圧 Gate-Emitter Threshold Voltage	V _{GE(th)}	V _{CE} = 5V, I _C = 50mA	4.0	—	8.0	V
入力容量 Input Capacitance	C _{ies}	V _{CE} = 10V, V _{GE} = 0V, f = 1MHz	—	4200	—	pF
スイッチング時間 Switching Time	上昇時間 Rise Time	V _{CC} = 600V R _L = 12Ω R _G = 20Ω V _{GE} = ± 15V	—	0.25	0.45	μs
	ターン・オン時間 Turn-On Time		—	0.40	0.70	
	下降時間 Fall Time		—	0.25	0.35	
	ターン・オフ時間 Turn-Off Time		—	0.80	1.10	

■ 熱的特性 Thermal Characteristics

項目 Characteristic	記号 Symbol	条件 Test Conditions	最小 Min.	標準 Typ.	最大 Max.	単位 Unit
熱抵抗 Thermal Impedance	IGBT	接合部-ケース間 Junction to Case	—	—	0.43	°C/W

■ 定格・特性曲線

Fig. 1 Output Characteristics (Typical)




Fig. 3 Collector to Emitter On Voltage vs. Gate to Emitter Voltage (Typical)




Fig. 5 Capacitance vs. Collector to Emitter Voltage (Typical)




Fig. 2 Collector to Emitter On Voltage vs. Gate to Emitter Voltage (Typical)




Fig. 4 Gate Charge vs. Collector to Emitter Voltage (Typical)




Fig. 6 Collector Current vs. Switching Time (Typical)




Fig. 7 Series Gate Impedance vs. Switching Time (Typical)




Fig. 8 Reverse Bias Safe Operating Area (Typical)




Fig. 9 Transient Thermal Impedance

