

RoHS Compliant Product
 A suffix of "-C" specifies halogen & lead-free

DESCRIPTION


The SSG2601 provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

FEATURES


- Simple Drive Requirement
- Lower On-resistance
- Fast Switching Performance

SOP-8




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	H	0.35	0.49
B	4.80	5.00	J	0.375 REF.	
C	3.80	4.00	K	45°	
D	0°	8°	L	1.35	1.75
E	0.40	0.90	M	0.10	0.25
F	0.19	0.25	N	0.25 REF.	
G	1.27 TYP.				

MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
SOP-8	3K	13 inch



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings		Unit	
		N-Ch	P-Ch		
Drain-Source Voltage	V_{DS}	20	-20	V	
Gate-Source Voltage	V_{GS}	± 12	± 12	V	
Continuous Drain Current ¹ , $V_{GS}@4.5V$	I_D	$T_A=25^\circ C$	6.3	-5.3	A
		$T_A=70^\circ C$	4.9	-4	A
Pulsed Drain Current ²	I_{DM}	25	-23	A	
Total Power Dissipation ³	P_D	1.5		W	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150		$^\circ C$	
Thermal Data					
Thermal Resistance Junction-ambient ¹ Max.	$R_{\theta JA}$	85		$^\circ C / W$	
Thermal Resistance Junction-case ¹ Max.	$R_{\theta JC}$	40		$^\circ C / W$	

N-CHANNEL ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	20	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	0.5	-	1	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transconductance	g_{fs}	-	25	-	S	$V_{DS}=5\text{V}, I_D=6\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 12\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	1	μA	$V_{DS}=16\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	-	25	m Ω	$V_{GS}=4.5\text{V}, I_D=5.3\text{A}$	
		-	-	34		$V_{GS}=2.5\text{V}, I_D=5\text{A}$	
Total Gate Charge ²	Q_g	-	9.5	-	nC	$I_D=6\text{A}$ $V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$	
Gate-Source Charge	Q_{gs}	-	1.33	-			
Gate-Drain ("Miller") Charge	Q_{gd}	-	2.5	-			
Turn-on Delay Time ²	$T_{d(on)}$	-	4.6	-	nS	$V_{DS}=10\text{V}$ $V_{GS}=4.5\text{V}$ $I_D=6\text{A}$ $R_G=3.3\Omega$	
Rise Time	T_r	-	32	-			
Turn-off Delay Time	$T_{d(off)}$	-	25.6	-			
Fall Time	T_f	-	8.4	-			
Input Capacitance	C_{iss}	-	635	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1.0\text{MHz}$	
Output Capacitance	C_{oss}	-	70	-			
Reverse Transfer Capacitance	C_{rss}	-	63	-			
Source-Drain Diode							
Forward On Voltage ²	V_{SD}	-	-	1.2	V	$I_S=1.2\text{A}, V_{GS}=0, T_J=25^\circ\text{C}$	
Continuous Source Current ^{1,4}	I_S	-	-	6.3	A	$V_D=V_G=0, \text{Force Current}$	
Pulsed Source Current ^{2,4}	I_{SM}	-	-	25	A		

Notes:

- Surface mounted on a 1 inch² FR-4 board with 20Z copper. 135°C/W when mounted on Min. copper pad.
- The data tested by pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
- The power dissipation is limited by 150°C junction temperature.
- The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

P-CHANNEL ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	-20	-	-	V	$V_{GS}=0, I_D = -250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	-0.5	-	-1	V	$V_{DS}=V_{GS}, I_D = -250\mu\text{A}$	
Forward Transconductance	g_{fs}	-	12	-	S	$V_{DS} = -5\text{V}, I_D = -4\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 12\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	-1	μA	$V_{DS} = -16\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	-5		
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	-	75	m Ω	$V_{GS} = -4.5\text{V}, I_D = -4.2\text{A}$	
		-	-	105		$V_{GS} = -2.5\text{V}, I_D = -3.8\text{A}$	
Total Gate Charge	Q_g	-	10	-	nC	$I_D = -4\text{A}$ $V_{DS} = -15\text{V}$ $V_{GS} = -4.5\text{V}$	
Gate-Source Charge	Q_{gs}	-	1.93	-			
Gate-Drain ("Miller") Charge	Q_{gd}	-	3.18	-			
Turn-on Delay Time ²	$T_{d(on)}$	-	5.6	-	nS	$V_{DS} = -10\text{V}$ $V_{GS} = -4.5\text{V}$ $I_D = -4\text{A}$ $R_G=3.3\Omega$	
Rise Time	T_r	-	47.4	-			
Turn-off Delay Time	$T_{d(off)}$	-	31.6	-			
Fall Time	T_f	-	17.2	-			
Input Capacitance	C_{iss}	-	857	-	pF	$V_{GS}=0$ $V_{DS} = -15\text{V}$ $f=1.0\text{MHz}$	
Output Capacitance	C_{oss}	-	114	-			
Reverse Transfer Capacitance	C_{rss}	-	108	-			
Source-Drain Diode							
Forward On Voltage ²	V_{SD}	-	-	-1.2	V	$I_S = -1.2\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	
Continuous Source Current ^{1,4}	I_S	-	-	-5.3	A	$V_D = V_G = 0, \text{Force Current}$	
Pulsed Source Current ^{2,4}	I_{SM}	-	-	-23	A		

Notes:

1. Surface mounted on a 1 inch² FR-4 board with 20Z copper. 135°C/W when mounted on Min. copper pad.
2. The date tested by pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVE (N-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTIC CURVE (N-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

CHARACTERISTIC CURVE (P-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVE (P-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform