

P-Channel Enhancement Mode Field Effect Transistor

- **Features**

$V_{DS}(V) = -30\text{ V}$

$I_D = -3.5\text{ A}$

$R_{DS(ON)} = 75\text{m}\Omega$ @ $V_{GS} = -10\text{V}$

$R_{DS(ON)} = 90\text{m}\Omega$ @ $V_{GS} = -4.5\text{V}$


High density cell design for low $R_{DS(ON)}$.

This P-Channel enhancement mode power FETs are produced with high cell density, DMOS trench technology, which is especially used to minimize on-state resistance.


This device is particularly suited for low voltage application such as portable equipment, power management and other battery powered circuits, and low in-line power loss are needed in a very small outline surface mount package.

- **General Description**

- **Pin Configuration**



- **Package Information**



- **Absolute Maximum Ratings** @ $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DSS}	-30	V
Gate-Source Voltage	V_{GSS}	± 20	V
Drain Current	I_D	Continuous	-3.5
		Pulsed ⁽¹⁾	-16
Power Dissipation	P_D	1	W
Operating and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$



● **Electrical Characteristics** @T_A = 25°C unless otherwise noted

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = -250 μA	-30	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30 V, V _{GS} = 0 V	--	--	-1	μA
Gate - Body Leakage, Forward	I _{GSSF}	V _{GS} = +20 V, V _{DS} = 0 V	--	--	100	nA
Gate - Body Leakage, Reverse	I _{GSSR}	V _{GS} = -20 V, V _{DS} = 0 V	--	--	-100	nA
ON CHARACTERISTICS ⁽²⁾						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250 μA	-1	-1.4	-2.0	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = -4.5 V, I _D = -3 A	--	90	110	m Ω
		V _{GS} = -10 V, I _D = -4.1 A	--	75	90	
Forward Transconductance	g _{FS}	V _{DS} = -5 V, I _D = -2.8 A	4	6	--	S
DYNAMIC CHARACTERISTICS ⁽³⁾						
Input Capacitance	C _{iss}	V _{DS} = -6 V, V _{GS} = 0 V, f = 1.0 MHz	--	680	--	pF
Output Capacitance	C _{oss}		--	72	--	pF
Reverse Transfer Capacitance	C _{rss}		--	58	--	pF
SWITCHING CHARACTERISTICS ⁽³⁾						
Turn-On Delay Time	t _{d(on)}	V _{DD} = -6 V, R _L = 6 Ω, I _D = -1.0 A,	--	--	20	ns
Turn-On Rise Time	t _r	V _{GEN} = -4.5 V, R _G = 6 Ω	--	--	10	
Turn-Off Delay Time	t _{d(off)}	V _{DD} = -6 V, R _L = 6 Ω, I _D = -1.0 A,	--	--	65	ns
Turn-Off Fall Time	t _f	V _{GEN} = -4.5 V, R _G = 6 Ω	--	--	45	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Drain-Source Diode Forward Current ⁽⁴⁾	I _S	--	--	--	-1.35	A
Drain-Source Diode Forward Voltage ⁽²⁾	V _{SD}	V _{GS} = 0 V, I _S = -0.75 A	-0.6	-0.8	-1.3	V

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse test: PW ≤ 300 μs, duty cycle ≤ 2%.
3. Guaranteed by design, not subject to production testing.
4. Surface Mounted on FR4 Board, t < 5 sec.

● Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On Resistance Vs. Temperature




Figure 5. Gate Threshold Vs. Temperature




Figure 6. Body Diode Forward Voltage Vs. Source Current



DISCLAIMER

YUKUN SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. YUKUN DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.