http://www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




Renesas Electronics Components Datasheet

HD74LV126A Datasheet

Quad. Bus Buffer Gates

No Preview Available !

HD74LV126A pdf
HD74LV126A
Quad. Bus Buffer Gates with 3-state Outputs
REJ03D0316–0300Z
(Previous ADE-205-259A (Z))
Rev.3.00
Jun. 03, 2004
Description
The HD74LV126A features independent line drivers with three state outputs. Each output is disabled when the
associated output enable (OE) input is low. To ensure the high impedance state during power up or power down, OE
should be connected to GND through a pull-down resistor; the minimum value of the resistor is determined by the
current souring capability of the driver. Low-voltage and high-speed operation is suitable for the battery-powered
products (e.g., notebook computers), and the low-power consumption extends the battery life.
Features
VCC = 2.0 V to 5.5 V operation
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C)
Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V)
Ordering Information
Part Name
Package Type
Package Code
Package
Abbreviation
HD74LV126AFPEL
SOP–14 pin(JEITA) FP–14DAV
FP
HD74LV126ARPEL
SOP–14 pin(JEDEC) FP–14DNV
RP
HD74LV126ATELL
TSSOP–14 pin
TTP–14DV
T
Note: Please consult the sales office for the above package availability.
Taping Abbreviation
(Quantity)
EL (2,000 pcs/reel)
EL (2,500 pcs/reel)
ELL (2,000 pcs/reel)
Function Table
Inputs
OE
H
H
L
Note: H: High level
L: Low level
X: Immaterial
Z: High impedance
A
H
L
X
Output Y
H
L
Z
Rev.3.00 Jun. 03, 2004 page 1 of 9


Renesas Electronics Components Datasheet

HD74LV126A Datasheet

Quad. Bus Buffer Gates

No Preview Available !

HD74LV126A pdf
HD74LV126A
Pin Arrangement
1OE 1
1A 2
1Y 3
2OE 4
2A 5
2Y 6
GND 7
14 VCC
13 4OE
12 4A
11 4Y
10 3OE
9 3A
8 3Y
(Top view)
Absolute Maximum Ratings
Item
Symbol Ratings
Unit Conditions
Supply voltage range
Input voltage range*1
Output voltage range*1, 2
Input clamp current
Output clamp current
Continuous output current
Continuous current through
VCC or GND
Maximum power dissipation at
Ta = 25°C (in still air)*3
VCC
VI
VO
IIK
IOK
IO
ICC or IGND
–0.5 to 7.0
–0.5 to 7.0
–0.5 to VCC + 0.5
–0.5 to 7.0
–20
±50
±35
±70
PT 785
500
V
V
V Output: H or L
VCC: OFF or Output: Z
mA VI < 0
mA VO < 0 or VO > VCC
mA VO = 0 to VCC
mA
mW SOP
TSSOP
Storage temperature
Tstg –65 to 150
°C
Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Rev.3.00 Jun. 03, 2004 page 2 of 9


Part Number HD74LV126A
Description Quad. Bus Buffer Gates
Maker Renesas
Total Page 10 Pages
PDF Download
HD74LV126A pdf
Download PDF File
[partsNo] view html
View PDF for Mobile








Similar Datasheet

1 HD74LV126A Quad. Bus Buffer Gates with 3-state Outputs Hitachi Semiconductor
Hitachi Semiconductor
HD74LV126A pdf
2 HD74LV126A Quad. Bus Buffer Gates Renesas
Renesas
HD74LV126A pdf





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components