Datasheet4U Logo Datasheet4U.com

SLF001 - CMOS Gate Array

General Description

SLF00x is a family of static, master-slave, multiplexed scan latch, D flip-flops.

When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock.

When SCE is high it is a D latch that is transparent when C is low.

📥 Download Datasheet

Datasheet Details

Part number SLF001
Manufacturer AMI
File Size 48.86 KB
Description CMOS Gate Array
Datasheet download datasheet SLF001 Datasheet

Full PDF Text Transcription for SLF001 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for SLF001. For precise diagrams, and layout, please refer to the original PDF.

Core Logic 6/)[ ® $0,+*  PLFURQ &026 *DWH $UUD Description SLF00x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a...

View more extracted text
r-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. Logic Symbol SLF00x DQ C SD SE SCE Truth Table C ↑ ↑ ↑ ↑ L L L L L H D SD SE SCE Q HXL LH LXLLL XHH L H XLHL L X X X L NC HX LHH LXLHL XHHHH X LHHL X X X H NC NC = No Change HDL Syntax Verilog .................... SLF00x inst_name (Q, C, D, SCE, SD, SE); VHDL...................... inst_name: SLF00x port map (Q, C, D, SCE, SD, SE); Pin Loading Pin Name C D SD SE SCE SLF001 1.0 1.0 1.0 2.1 2.1 Equivale