Datasheet4U Logo Datasheet4U.com

SLF031 - CMOS Gate Array

General Description

SLF03x is a family of static, master-slave, multiplexed scan latch, D flip-flops.

When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock.

When SCE is high it is a D latch that is transparent when C is low.

📥 Download Datasheet

Datasheet Details

Part number SLF031
Manufacturer AMI
File Size 57.27 KB
Description CMOS Gate Array
Datasheet download datasheet SLF031 Datasheet

Full PDF Text Transcription for SLF031 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for SLF031. For precise diagrams, and layout, please refer to the original PDF.

Core Logic 6/)[ ® $0,+*  PLFURQ &026 *DWH $UUD Description SLF03x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a...

View more extracted text
r-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET and RESET are asynchronous and active low. Logic Symbol SLF03x S DQ C SD SE SCE R Truth Table RN SN HH HH HH HH HH HH HH HH HH HH HL LX C D SD SE SCE Q ↑HXL LH ↑LXLLL ↑ XHH L H ↑XLHL L L X X X L NC LHX LHH L LXLHL L XHHHH L X LHHL H X X X H NC XXXXXH XXXXXL NC = No Change HDL Syntax Verilog .................... SLF03x inst_name (Q, C, D, RN, SCE, SD, SE, SN); VHDL......................