Datasheet4U Logo Datasheet4U.com

AT17C65A - FPGA Configuration EEPROM

Description

The AT17C65/128/256A and AT17LV65/128/256A (AT17A Series) FPGA Configuration EEPROMS (Configurator) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays.

The AT17A Series is packaged in the popular 20-pin PLCC.

Features

  • EE Programmable 65,536 x 1, 131,072 x 1 and 262,144 x 1 bit Serial Memories Designed to Store Configuration Programs for Programmable Gate Arrays.
  • Simple Interface to SRAM FPGAs Requires Only One User I/O Pin.
  • Able to Configure with EPF6000 and EPF8000, Flex 10K FPGAs.
  • Cascadable To Support Additional Configurations or Future Higher-Density Arrays (17C128/256 only).
  • Low-Power CMOS EEPROM Process.
  • Programmable Reset Polarity.
  • Availab.

📥 Download Datasheet

Datasheet preview – AT17C65A

📁 Similar Datasheet

  • AT1729 - 3-Channel PWM Controller for LCD Bias (ETC)
  • AT1730 - 2-Channel PWM Controller (Aimtron Technology)
  • AT1731 - 2-Channel PWM Controller (Aimtron Technology)
  • AT1731A - DC-DC Power IC (Aimtron Technology)
  • AT1741 - 2-Channel PWM Controller (Aimtron)
  • AT1743 - 2-Channel PWM Controller for LCD Display (ETC)
  • AT1780 - Low-Noise Step-Up Current-Mode PWM Controller (Aimtron Technology)
  • AT1793 - 2-Channel Step-Down PWM Controller (Aimtron Technology)
  • AT1796 - Step-Down Switching Regulator (Aimtron Technology)
  • AT1799 - Step-Down Voltage Regulator (Aimtron Technology)
Other Datasheets by ATMEL Corporation
  • AT17C65 - FPGA Configuration EEPROM Memory
  • AT17C010 - FPGA Configuration E2PROM Memory
  • AT17C010A - FPGA Serial Configuration Memories
  • AT17C128 - FPGA Configuration EEPROM Memory
  • AT17C128A - FPGA Configuration EEPROM
  • AT17C256 - FPGA Configuration EEPROM Memory
  • AT17C256A - FPGA Configuration EEPROM
  • AT17C512 - FPGA Configuration E2PROM Memory

Full PDF Text Transcription

Click to expand full text
Features • EE Programmable 65,536 x 1, 131,072 x 1 and 262,144 x 1 bit Serial Memories Designed to Store Configuration Programs for Programmable Gate Arrays • Simple Interface to SRAM FPGAs Requires Only One User I/O Pin • Able to Configure with EPF6000 and EPF8000, Flex 10K FPGAs • Cascadable To Support Additional Configurations or Future Higher-Density Arrays (17C128/256 only) • Low-Power CMOS EEPROM Process • Programmable Reset Polarity • Available in Industry-Standard Pin-Compatible PLCC Package • In-System Programmable via 2-Wire Bus • Emulation of 24CXX Serial EEPROMs • Available in 3.
Published: |