Datasheet4U Logo Datasheet4U.com

AT17C65 - FPGA Configuration EEPROM Memory

Datasheet Summary

Description

The AT17C65/128/256 and AT17LV65/128/256 (low-density AT17 Series) FPGA configuration EEPROMs (Configurators) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays.

Features

  • EE Programmable 65,536 x 1-, 131,072 x 1-, and 262,144 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs).
  • In-System Programmable (ISP) via 2-wire Bus.
  • Simple Interface to SRAM FPGAs.
  • Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX®, APEX™ Devices, Lucent ORCA® FPGAs, Xilinx XC3000™, XC4000™, XC5200™, Spartan®, Virtex™ FPGAs, Motorola MPA1000 FPGAs.
  • Cascadable Read-back to Su.

📥 Download Datasheet

Datasheet preview – AT17C65

Datasheet Details

Part number AT17C65
Manufacturer ATMEL Corporation
File Size 266.39 KB
Description FPGA Configuration EEPROM Memory
Datasheet download datasheet AT17C65 Datasheet
Additional preview pages of the AT17C65 datasheet.
Other Datasheets by ATMEL Corporation

Full PDF Text Transcription

Click to expand full text
Features • EE Programmable 65,536 x 1-, 131,072 x 1-, and 262,144 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs) • In-System Programmable (ISP) via 2-wire Bus • Simple Interface to SRAM FPGAs • Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX®, APEX™ Devices, Lucent ORCA® FPGAs, Xilinx XC3000™, XC4000™, XC5200™, Spartan®, Virtex™ FPGAs, Motorola MPA1000 FPGAs • Cascadable Read-back to Support Additional Configurations or Higher-density Arrays • Low-power CMOS EEPROM Process • Programmable Reset Polarity • Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC Packages), 8-lead PDIP, 8-lead SOIC and 20-lead PLCC Packages (Pin Compatible Across Product Family) • Emulation of Atmel’s AT24C
Published: |