Datasheet4U Logo Datasheet4U.com

AX1250ES - 2A Sink/Source Bus Termination Regulator

Description

The AX1250ES is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL_2 and SSTL_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc.

devices requirements.

Features

  • include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection. The AX1250ES are available in the SOP-8L-EP (Exposed Pad) surface mount packages. .

📥 Download Datasheet

Datasheet preview – AX1250ES

Datasheet Details

Part number AX1250ES
Manufacturer AXElite
File Size 653.14 KB
Description 2A Sink/Source Bus Termination Regulator
Datasheet download datasheet AX1250ES Datasheet
Additional preview pages of the AX1250ES datasheet.

📁 Similar Datasheet

  • AX125 - Axcelerator Family FPGAs (Actel)
  • AX120K - Ceramic Composite Resistors (OHMITE)
  • AX121K - Ceramic Composite Resistors (OHMITE)
  • AX12GK - Ceramic Composite Resistors (OHMITE)
  • AX1 - Full Wave Gas Filled Rectifying Valve (Philips)
  • AX1000 - Axcelerator Family FPGAs (Actel)
  • AX1006 - Audio Player Microcontroller (AppoTech)
  • AX100K - Ceramic Composite Resistors (OHMITE)
  • AX1011 - RS422-module (Nedap)
  • AX1012 - RS232 to RS422/485 converter (Nedap)
Other Datasheets by AXElite
  • AX1250S - 1.5A Sink/Source Bus Termination Regulator
  • AX1201 - 1A Ultra Low Dropout Linear Regulator
  • AX1202 - 2A Ultra Low Dropout Linear Regulator
  • AX1203 - 3A Ultra Low Dropout Linear Regulator
  • AX1204 - 1A Ultra Low Dropout Linear Regulator
  • AX1205 - 2A Ultra Low Dropout Linear Regulator
  • AX1209 - 2A LDO Linear Regulator
  • AX1212 - 1.2V Output - 1A Low Dropout Linear Regulator

Full PDF Text Transcription

Click to expand full text
AX1250ES 2A Sink/Source Bus Termination Regulator  GENERAL DESCRIPTION The AX1250ES is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL_2 and SSTL_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices requirements. The regulator is capable of actively sinking or sourcing up to 2A while regulating an output voltage to within 40mV. The output termination voltage cab be tightly regulated to track 1/2VDDQ by two external voltage divider resistors or the desired output voltage can be programmed by externally forcing the REFEN pin voltage.
Published: |