Datasheet4U Logo Datasheet4U.com

UT54ACS109 - Radiation-Hardened Dual J-K Flip-Flops

Description

The UT54ACS109 and the UT54ACTS109 are dual J-K positive triggered flip-flops.

A low level at the preset or clear inputs sets or resets the outputs regardless of the other input levels.

Features

  • radiation-hardened CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available QML Q or V processes Flexible package - 16-pin DIP - 16-lead flatpack.

📥 Download Datasheet

Datasheet Details

Part number UT54ACS109
Manufacturer Aeroflex Circuit Technology
File Size 63.53 KB
Description Radiation-Hardened Dual J-K Flip-Flops
Datasheet download datasheet UT54ACS109 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
UT54ACS10 triple three-input NAND gates ETC
UT54ACS11 triple three-input AND gates ETC
UT54ACS132 Radiation-Hardened Quadruple 2-Input NAND Schmitt Triggers Aeroflex Microelectronic Solutions
UT54ACS132 Radiation-Hardened Quadruple 2-Input NAND Schmitt Triggers ETC
UT54ACS138 3-Line to 8-Line Decoders/Demultiplexers ETC

Other Datasheets by Aeroflex Circuit Technology

Part Number Description
UT54ACS109E Dual J-K Flip-Flops
UT54ACS10 Triple 3-Input NAND Gates
UT54ACS11 Triple 3-Input AND Gates
UT54ACS132 Quadruple 2-Input NAND Schmitt Triggers
UT54ACS132E Quadruple 2-Input NAND Schmitt Triggers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com UT54ACS109/UT54ACTS109 Radiation-Hardened Dual J-K Flip-Flops FEATURES • • • • • • radiation-hardened CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available QML Q or V processes Flexible package - 16-pin DIP - 16-lead flatpack PINOUTS 16-Pin DIP Top View CLR1 J K1 CLK1 PRE1 Q1 Q1 VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD CLR2 J2 K2 CLK2 PRE2 Q2 Q2 DESCRIPTION The UT54ACS109 and the UT54ACTS109 are dual J-K positive triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the other input levels. When preset and clear are inactive (high), data at the J and K input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse.
Published: |