Datasheet4U Logo Datasheet4U.com

AD5685R - Quad 16-/14-/12-Bit nanoDAC

Download the AD5685R datasheet PDF (AD5684R included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for quad 16-/14-/12-bit nanodac.

Description

The AD5686R/AD5685R/AD5684R, members of the nanoDAC+® family, are low power, quad, 16-/14-/12-bit buffered voltage output DACs.

The devices include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2).

Features

  • High relative accuracy (INL): ±2 LSB maximum at 16 bits.
  • Low drift 2.5 V reference: 2 ppm/°C typical.
  • Tiny package: 3 mm × 3 mm, 16-lead LFCSP.
  • Total unadjusted error (TUE): ±0.1% of FSR maximum.
  • Offset error: ±1.5 mV maximum.
  • Gain error: ±0.1% of FSR maximum.
  • High drive capability: 20 mA, 0.5 V from supply rails.
  • User selectable gain of 1 or 2 (GAIN pin).
  • Reset to zero scale or midscale (RSTSEL pin).
  • 1.8 V logic compatibility.
  • 50 MHz SPI w.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AD5684R_AnalogDevices.pdf) that lists specifications for multiple related part numbers.
Other Datasheets by Analog Devices

Full PDF Text Transcription

Click to expand full text
Data Sheet AD5686R/AD5685R/AD5684R Quad, 16-/14-/12-Bit nanoDAC+ with 2 ppm/°C Reference, SPI Interface FEATURES ► High relative accuracy (INL): ±2 LSB maximum at 16 bits ► Low drift 2.5 V reference: 2 ppm/°C typical ► Tiny package: 3 mm × 3 mm, 16-lead LFCSP ► Total unadjusted error (TUE): ±0.1% of FSR maximum ► Offset error: ±1.5 mV maximum ► Gain error: ±0.1% of FSR maximum ► High drive capability: 20 mA, 0.5 V from supply rails ► User selectable gain of 1 or 2 (GAIN pin) ► Reset to zero scale or midscale (RSTSEL pin) ► 1.8 V logic compatibility ► 50 MHz SPI with readback or daisy chain ► Low glitch: 0.5 nV-sec ► Low power: 3.3 mW at 3 V ► 2.7 V to 5.
Published: |