Datasheet4U Logo Datasheet4U.com

AD7787 - 2-Channel 24-Bit Sigma-Delta ADC

General Description

The AD7787 is a low power, complete analog front end for low frequency measurement applications.

It contains a low noise 24-bit ∑-∆ ADC with one differential input and one single-ended input that can be buffered or unbuffered.

The device operates from an internal clock.

Key Features

  • Power Supply: 2.5 V to 5.25 V operation Normal Mode: 75 µA max Power-down Mode: 1 µA max RMS noise: 1.1 µV at 9.5 Hz update rate 19.5-bit p-p resolution (22 bits effective resolution) Integral nonlinearity: 3.5 ppm typical Simultaneous 50 Hz and 60 Hz rejection Internal clock oscillator Rail-to-rail input buffer VDD monitor channel Temperature range:.
  • 40°C to +105°C 10-lead MSOP GND Low Power, 2-Channel 24-Bit Sigma-Delta ADC AD7787.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD7216N2L AC-DC / External Freestanding Adapter Emerson
AD7315 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7318 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7325 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited
AD7328 Low Quiescent Current Low Dropout CMOS Voltage Regulator Advanced Corporation Limited

Other Datasheets by Analog Devices

Part Number Description
AD7780 Ultralow Power Sigma-Delta ADC
AD7781 Low Power Sigma-Delta ADC
AD7782 Read Only/ Pin Configured 24-Bit ADC
AD7783 Pin Configured 24-Bit ADC
AD7785 20-Bit ADC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Preliminary Technical Information FEATURES Power Supply: 2.5 V to 5.25 V operation Normal Mode: 75 µA max Power-down Mode: 1 µA max RMS noise: 1.1 µV at 9.5 Hz update rate 19.5-bit p-p resolution (22 bits effective resolution) Integral nonlinearity: 3.5 ppm typical Simultaneous 50 Hz and 60 Hz rejection Internal clock oscillator Rail-to-rail input buffer VDD monitor channel Temperature range: –40°C to +105°C 10-lead MSOP GND Low Power, 2-Channel 24-Bit Sigma-Delta ADC AD7787 FUNCTIONAL BLOCK DIAGRAM VDD REFIN AD7787 AIN1(+) AIN1(-) AIN2 MUX BUF Sigma Delta ADC SERIAL INTERFACE AND CONTROL LOGIC DOUT/RDY DIN SCLK CS CLOCK Figure 1. GENERAL DESCRIPTION The AD7787 is a low power, complete analog front end for low frequency measurement applications.