Datasheet4U Logo Datasheet4U.com

AD9484 - 1.8 V Analog-to-Digital Converter

General Description

The AD9484 is an 8-bit, monolithic, sampling analog-to-digital converter (ADC) optimized for high performance, low power, and ease of use.

The part operates at up to a 500 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems.

Key Features

  • SNR = 47 dBFS at fIN up to 250 MHz at 500 MSPS ENOB of 7.5 bits at fIN up to 250 MHz at 500 MSPS (.
  • 1.0 dBFS) SFDR = 79 dBc at fIN up to 250 MHz at 500 MSPS (.
  • 1.0 dBFS) Integrated input buffer Excellent linearity DNL = ±0.1 LSB typical INL = ±0.1 LSB typical LVDS at 500 MSPS (ANSI-644 levels) 1 GHz full power analog bandwidth On-chip reference, no external decoupling required Low power dissipation 670 mW at 500 MSPS.
  • LVDS SDR output Programmable (nominal) input voltage rang.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AD9256 DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD9256H DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD92580 DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD92580C DIGITAL AMPLIFIER POWER STAGE Elite Semiconductor
AD9700 Video Dispaly D/A Converter ETC

Other Datasheets by Analog Devices

Part Number Description
AD9480 250 MSPS 3.3V A/D Converter
AD9481 A/D Converter
AD9483 Triple 8-Bit 140 MSPS A/D Converter
AD9410 210 MSPS ADC
AD9411 170/200 MSPS 3.3 V A/D Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.net 8-Bit, 500 MSPS, 1.8 V Analog-to-Digital Converter AD9484 FEATURES SNR = 47 dBFS at fIN up to 250 MHz at 500 MSPS ENOB of 7.5 bits at fIN up to 250 MHz at 500 MSPS (−1.0 dBFS) SFDR = 79 dBc at fIN up to 250 MHz at 500 MSPS (−1.0 dBFS) Integrated input buffer Excellent linearity DNL = ±0.1 LSB typical INL = ±0.1 LSB typical LVDS at 500 MSPS (ANSI-644 levels) 1 GHz full power analog bandwidth On-chip reference, no external decoupling required Low power dissipation 670 mW at 500 MSPS—LVDS SDR output Programmable (nominal) input voltage range 1.18 V p-p to 1.6 V p-p, 1.5 V p-p nominal 1.