AZ100LVEL32 - ECL/PECL / 2 Divider

Product Overview

Part number	AZ100LVEL32
Manufacturer	Arizona Microtek
File Size	203.99 KB
Description	ECL/PECL / 2 Divider
Datasheet	AZ100LVEL32 Datasheet
Additional preview pages of the AZ100LVEL32 datasheet.

The AZ10/100LVEL32 is an integrated ÷2 divider.

The reset pin is asynchronous and is asserted on the rising edge.

Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of multiple LVEL32’s in a system.

Operating Range of 3.0V to 5.5V 470ps Propagation Delay 3.0GHz Toggle Frequency High Bandwidth Output Transitions Direct Replacement for ON Semiconductor MC10EL/LVEL32 & MC100EL/LVEL32.

📁 Similar Datasheet

AZ100LVEL16VR - ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)
AZ100LVEL16VRL - ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)
AZ100LVEL16VRLR1 - ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)
AZ100LVEL16VRLR2 - ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)
AZ100LVEL16VRX - ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable (ETC)
AZ100E111 - 1:9 Differential Clock Driver (Arizona)
AZ100EL07 - ECL/PECL 2-Input XOR/XNOR (Arizona)
AZ100EL11 - ECL/PECL 1:2 Differential Fanout Buffer (Arizona)

Other Datasheets by Arizona Microtek

Published: Sep 14, 2007 |