* Architecture ⎯ On-chip 8 bits dual ADC (sampling rate up to 92MHz) ⎯ Embedded PLL to provide clock, only need external crystal ⎯ DVB-S Demodulator compliant with EN.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download
